| поискавой системы для электроныых деталей |
|
SH7014 датащи(PDF) 15 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7014 датащи(HTML) 15 Page - Renesas Technology Corp |
|
15 / 754 page ![]() Rev.5.00 Sep. 27, 2007 Page xv of xxxiv REJ09B0398-0500 Item Page Revision (See Manual for Details) 13.4.8 A/D Conversion Time Table 13.7 A/D Conversion Times 392 Note 2 amended 2. Table entries are for when PWR = 1. If 200 states have not elapsed since the ADST bit has been set, no conversions are done until after those 200 states have occurred. When PWR = 0, add 200 states to the first A/D conversion start delay time. When two or more conversions are performed in succession, tcp is 20 cycles when CKS = 0, and 40 cycles when CKS = 1. Table 13.8 Operating Frequency and CKS Bit Settings Note added Note: The indication " ⎯" means the setting is not available. 13.6.5 A/D Conversion Termination (HD6417014R only) 394 Title amended 14.1.3 Pin Configuration 399 Description amended The eight analog input pins are divided into two groups, with analog input pins 0 to 3 (AN0 to AN3) comprising group 0, and analog input pins 4 to 7 (AN4 to AN7) comprising group 1. The AV CC and AVSS pins are for the mid-speed speed A/D converter internal analog section power supply. 14.2.1 A/D Data Register A to D (ADDRA to ADDRD) 401 Description amended A/D registers are special registers that read stored results of A/D conversion in 16 bits. There are four registers: ADDRA to ADDRD. 14.4.2 Scan Mode (SCAN = 1) 409 Description amended An example of operation in scan mode when three channels of group 0 (AN0 to AN2) are selected for A/D conversion is shown in figure 14.4. 1. Set the operation mode to scan mode (SCAN = 1), set the scan group to group 0 (CH2 = 0), set the analog channels to AN0 to AN2 (CH1 = 1, CH0 = 0), and then start A/D conversion (ADST = 1). 14.5 Interrupt 414 Description amended The mid-speed A/D converter's interrupt source is summarized in table 14.5. When the DMAC are activated by an ADI interrupt, the ADF flag of ADCSR is cleared to 0 by register access of A/D. 15.4.1 Interrupt Sources 427 Title amended |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |