SH7014 datasheet(98/754 Pages) RENESAS

98 / 754 page

5. Exception Processing

Rev.5.00 Sep. 27, 2007 Page 64 of 716

REJ09B0398-0500

5.3

Address Errors

5.3.1

Address Error Sources

Address errors occur when instructions are fetched or data read or written, as shown in table 5.5.

Table 5.5

Bus Cycles and Address Errors

Bus Cycle

Type

Bus

Master

Bus Cycle Description

Address Errors

CPU

Instruction fetched from even address

None (normal)

Instruction

fetch

Instruction fetched from odd address

Address error occurs

Instruction fetched from other than on-chip peripheral

module space*

None (normal)

Instruction fetched from on-chip peripheral module

space*

Address error occurs

Instruction fetched from external memory space when

in single chip mode

Address error occurs

Word data accessed from even address

None (normal)

Data

read/write

CPU or

DMAC

Word data accessed from odd address

Address error occurs

Longword data accessed from a longword boundary

None (normal)

Longword data accessed from other than a long-word

boundary

Address error occurs

Byte or word data accessed in on-chip peripheral

module space*

None (normal)

Longword data accessed in 16-bit on-chip peripheral

module space*

None (normal)

Longword data accessed in 8-bit on-chip peripheral

module space*

Address error occurs

External memory space accessed in single-chip mode

Address error occurs

Note:

See section 8, Bus State Controller.

SH7014 датащи(PDF) 98 Page - Renesas Technology Corp

SH7014 датащи(HTML) 98 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL