M16CSLASH29 datasheet(106/499 Pages) RENESAS

106 / 499 page

9. Interrupts

page 82

Figure 9.8 Operation of Saving Register

The operation of saving registers carried out in the interrupt sequence is dependent on whether the SP(1),

at the time of acceptance of an interrupt request, is even or odd. If the stack pointer (1) is even, the FLG

Figure 9.8

shows the operation of the saving registers.

NOTE:

1. When any INT instruction in software numbers 32 to 63 has been executed, this is the SP indicated

by the U flag. Otherwise, it is the ISP.

(2) SP contains odd number

[SP]

(Odd)

[SP] – 1 (Even)

[SP] – 2(Odd)

[SP] – 3 (Even)

[SP] – 4(Odd)

[SP] – 5 (Even)

Address

Sequence in which order

registers are saved

(2)

(1)

Finished saving registers

in four operations.

(3)

(4)

(1) SP contains even number

[SP]

(Even)

[SP] – 1(Odd)

[SP] – 2 (Even)

[SP] – 3(Odd)

[SP] – 4 (Even)

[SP] – 5 (Odd)

NOTE:

1. [SP] denotes the initial value of the SP when interrupt request is acknowledged.

After registers are saved, the SP content is [SP] minus 4.

Address

PCM

Stack

FLGL

PCL

Sequence in which order

registers are saved

(2) Saved simultaneously,

all 16 bits

(1) Saved simultaneously,

all 16 bits

Finished saving registers

in two operations.

PCM

Stack

FLGL

PCL

Saved, 8 bits at a time

FLGH

PCH

FLGH

PCH

M16C/29 датащи(PDF) 106 Page - Renesas Technology Corp

M16C/29 датащи(HTML) 106 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL