| поискавой системы для электроныых деталей |
|
M16C/29 датащи(PDF) 109 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M16C/29 датащи(HTML) 109 Page - Renesas Technology Corp |
|
109 / 499 page ![]() 9. Interrupts p u o r G 9 2 / C 6 1 M page 85 8 5 4 f o 7 0 0 2 , 0 3 .r a M 2 1 . 1 . v e R 2 1 1 0 - 1 0 1 0 B 9 0 J E R Interrupt Request Cause Select Register Bit Name Function Bit Symbol RW Symbol Address After Reset IFSR 035F16 0016 IFSR0 b7 b6 b5 b4 b3 b2 b1 b0 INT0 interrupt polarity switching bit 0 : SI/O3 1 : INT4 0 : SI/O4 1 : INT5 0 : One edge 1 : Both edges 0 : One edge 1 : Both edges 0 : One edge 1 : Both edges 0 : One edge 1 : Both edges 0 : One edge 1 : Both edges INT1 interrupt polarity switching bit INT2 interrupt polarity switching bit INT3 interrupt polarity switching bit INT4 interrupt polarity switching bit INT5 interrupt polarity switching bit 0 : One edge 1 : Both edges Interrupt request cause select bit Interrupt request cause select bit IFSR1 IFSR2 IFSR3 IFSR4 IFSR5 IFSR6 IFSR7 RW RW RW RW RW RW RW RW (1) (1) (1) (1) (1) (1) (2) NOTES: 1. When setting this bit to 1 (both edges), make sure the POL bit in registers INT0IC to INT5IC is set to 0 (falling edge). 2. When setting this bit to 0 (SI/O3, SI/O4), make sure the POL bit in registers S3IC and S4IC is set to 0 (falling edge). (2) ______ 9.6 INT Interrupt _______ INTi interrupt (i=0 to 5) is triggered by the edges of external inputs. The edge polarity is selected using the IFSRi bit in the IFSR register. ________ The INT5 input has an effective digital debounce function for a noise rejection. Refer to "19.6 Digital ________ Debounce function " for this detail. When using INT5 interrupt to exit stop mode, set the P17DDR register to FF16 before entering stop mode. ________ ________ ________ To use the INT4 interrupt, set the IFSR6 bit in the IFSR register to 1 (INT4). To use the INT5 interrupt, set ________ the IFSR7 bit in the IFSR register to 1 (INT5). After modifiying bit IFSR6 or IFSR7, clear the corresponding IR bit to 0 (interrupt not requested) before enabling the interrupt. Figure 9.11 shows the IFSR registers. Figure 9.11 IFSR Register |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |