M16CSLASH29 datasheet(104/499 Pages) RENESAS

104 / 499 page

9. Interrupts

page 80

Interrupt sources

_______

Watchdog timer, NMI, Oscillation stop and re-oscillation detection, Low volage detection

_________

Software, address match, DBC, single-step

9.4.2 Variation of IPL when Interrupt Request is Accepted

When a maskable interrupt request is accepted, the interrupt priority level of the accepted interrupt is set

in the IPL.

When a software interrupt or special interrupt request is accepted, one of the interrupt priority levels listed

in Table 9.5 is set in the IPL. Shown in Table 9.5 are the IPL values of software and special interrupts

when they are accepted.

Table 9.5 IPL Level That is Set to IPL When A Software or Special Interrupt Is Accepted

Figure 9.6 Interrupt response time

9.4.1 Interrupt Response Time

Figure 9.6

shows the interrupt response time. The interrupt response or interrupt acknowledge time

denotes time from when an interrupt request is generated till when the first instruction in the interrupt

routine is executed. Specifically, it consists of the time from when an interrupt request is generated till

when the instruction then executing is completed ((a) in Figure 9.6) and the time during which the inter-

rupt sequence is executed ((b) in Figure 9.6).

Instruction

Interrupt sequence

Instruction in

interrupt routine

Time

Interrupt response time

(a)

(b)

Interrupt request acknowledged

Interrupt request generated

(a) The time from when an interrupt request is generated till when the instruction then

executing is completed. The length of this time varies with the instruction being

executed. The DIVX instruction requires the longest time, which is equal to 30 cycles

(without wait state, the divisor being a register).

(b) The time during which the interrupt sequence is executed. For details, see the table

below. Note, however, that the values in this table must be increased 2 cycles for the

DBC interrupt and 1 cycle for the address match and single-step interrupts.

Interrupt vector address

Even

Odd

SP value

Even

Odd

Even

Odd

Without wait

18 cycles

19 cycles

20 cycles

IPL setting

No change

M16C/29 датащи(PDF) 104 Page - Renesas Technology Corp

M16C/29 датащи(HTML) 104 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL