поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

RIVA128 датащи(PDF) 45 Page - STMicroelectronics

номер детали RIVA128
подробное описание детали  RIVA 128™ 128-BIT 3D MULTIMEDIA ACCELERATOR
PDF  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

RIVA128 датащи(HTML) 45 Page - STMicroelectronics

Back Button RIVA128 Datasheet HTML 41Page - STMicroelectronics RIVA128 Datasheet HTML 42Page - STMicroelectronics RIVA128 Datasheet HTML 43Page - STMicroelectronics RIVA128 Datasheet HTML 44Page - STMicroelectronics RIVA128 Datasheet HTML 45Page - STMicroelectronics RIVA128 Datasheet HTML 46Page - STMicroelectronics RIVA128 Datasheet HTML 47Page - STMicroelectronics RIVA128 Datasheet HTML 48Page - STMicroelectronics RIVA128 Datasheet HTML 49Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 77 page
background image
128-BIT 3D MULTIMEDIA ACCELERATOR
RIVA 128
45/77
8.4
656 MASTER MODE
Table 11 shows the Video Port pin definition when
the RIVA 128 is configured in ITU-R-656 Master
Mode. Before entering this mode, RIVA 128 dis-
ables all Video Port devices so that the bus is tri-
stated. The RIVA 128 will then enable the video
656 master device through the serial bus. In this
mode, the video device outputs the video data
continuously at the PIXCLK rate.
Table 11.
656 master mode pin definition
The 656 Master Mode assumes that VID[7:0] and
PIXCLK can be tri-stated when the slave is inac-
tive. If a slave cannot tri-state all its signals, an ex-
ternal tri-state buffer is needed.
Video data capture
Video Port pixel data is clocked into the port by the
external pixel clock and then passed to the RIVA
128's video capture FIFO.
Pixel data capture is controlled by the ITU-R-656
codes embedded in the data stream; each active
line beginning with SAV (start active video) and
ending with EAV (end active video).
In normal operation, when SAV = x00, capture of
video data begins, and when EAV = xx1, capture
of video data ends for that line. When VBI (Vertical
Blanking Interval) capture is active, these rules are
modified.
656 master mode timing specification
Figure 54.
656 Master Mode timing diagram
Table 12.
ITU-R-656 Master Mode timing parameters
NOTE
1
VACTIVE indicates that valid pixel data is being transmitted across the video port.
Table 13.
YUV (YCbCr) byte ordering
Normal Mode
656 Master Mode
MPCLK
PIXCLK
MPAD[7:0]
VID[7:0]
MPFRAME#
Not used
MPDTACK#
Not used
MPSTOP#
Not used
Symbol
Parameter
Min.
Max.
Unit
Notes
t3
VID[7:0] hold from PIXCLK high
0
ns
t4
VID[7:0] setup to PIXCLK high
5
ns
t5
PIXCLK cycle time
35
ns
1st byte
2nd byte
3rd byte
4th byte
5th (next
dword)
6th byte
7th byte
U[7:0]
Y0[7:0]
V[7:0]
Y1[7:0]
U[7:0]
Y0[7:0]
V[7:0]
Cb[7:0]
Y0[7:0]
Cr[7:0]
Y1[7:0]
Cb[7:0]
Y0[7:0]
Cr[7:0]
t5
t4
t3
t4
t3
t4
t3
PIXCLK
VID[7:0]



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com