поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

RIVA128 датащи(PDF) 64 Page - STMicroelectronics

номер детали RIVA128
подробное описание детали  RIVA 128™ 128-BIT 3D MULTIMEDIA ACCELERATOR
PDF  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

RIVA128 датащи(HTML) 64 Page - STMicroelectronics

Back Button RIVA128 Datasheet HTML 60Page - STMicroelectronics RIVA128 Datasheet HTML 61Page - STMicroelectronics RIVA128 Datasheet HTML 62Page - STMicroelectronics RIVA128 Datasheet HTML 63Page - STMicroelectronics RIVA128 Datasheet HTML 64Page - STMicroelectronics RIVA128 Datasheet HTML 65Page - STMicroelectronics RIVA128 Datasheet HTML 66Page - STMicroelectronics RIVA128 Datasheet HTML 67Page - STMicroelectronics RIVA128 Datasheet HTML 68Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 77 page
background image
128-BIT 3D MULTIMEDIA ACCELERATOR
RIVA 128
64/77
Byte offsets 0x07 - 0x04
Device Status Register (0x07 - 0x06)
Command Register (0x05 - 0x04)
0x07
0x06
0x05
0x04
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
Bits
Function
R W I
31
Reserved
R - 0
30
SERR_SIGNALLED is set whenever the RIVA 128 asserts SERR#.
R W 0
29
RECEIVED_MASTER indicates that a master device's transaction (except for
Special Cycle) was terminated with a master-abort. This bit is clearable (=1).
0=No abort
1=Master aborted
R W 0
28
RECEIVED_TARGET indicates that a master device's transaction was termi-
nated with a target-abort. This bit is clearable (=1).
0=No abort
1=Master received target aborted
R W 0
27
Reserved
R - 0
26:25
The DEVSEL_TIMING bits indicate the timing of DEVSEL#. These bits indi-
cate the slowest time that the RIVA 128 asserts DEVSEL# for any bus com-
mand except Configuration Read and Configuration Write. The RIVA 128
responds with medium DEVSEL# for VGA, memory and I/O accesses. For
accesses to the 16MByte memory ranges described by the BARs, the chip
responds with fast decode (no wait states).
00=fast
01=medium
R - 1
24:22
Reserved
R - 0
21
66MHZ indicates that the RIVA 128 is capable of 66MHz operation. This bit
reflects the latched state of the 66MHz/33MHz strap option.
R - 1
20
CAP_LIST indicates that there is a linked list of registers containing informa-
tion about new capabilities not available within the original PCI configuration
structure. This bit indicates that the (byte) Capability Pointer Register located
at 0x34 points to the start of this linked list.
R - 1
19:16
Reserved
R - 0
Bits
Function
R W I
15:9
Reserved
R - 0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com