| поискавой системы для электроныых деталей |
|
RIVA128 датащи(PDF) 22 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
RIVA128 датащи(HTML) 22 Page - STMicroelectronics |
|
22 / 77 page ![]() 128-BIT 3D MULTIMEDIA ACCELERATOR RIVA 128 22/77 5.2 PCI TIMING SPECIFICATION The timing specification of the PCI interface takes the form of generic setup, hold and delay times of tran- sitions to and from the rising edge of PCICLK as shown in Figure 11. Figure 11. PCI timing parameters Table 4. PCI timing parameters NOTE 1 PCIREQ# and PCIGNT# are point to point signals and have different valid delay and input setup times than bussed sig- nals. All other signals are bussed. Symbol Parameter Min. Max. Unit Notes tVAL PCICLK to signal valid delay (bussed signals) 2 11 ns 1 tVAL(PTP) PCICLK to signal valid delay (point to point) 2 12 ns 1 tON Float to active delay 2 ns tOFF Active to float delay 28 ns tSU Input set up time to PCICLK (bussed signals) 7 ns 1 tSU(PTP) Input set up time to PCICLK (PCIGNT#)10 ns 1 tSU(PTP) Input set up time to PCICLK (PCIREQ#)12 ns tH Input hold time from PCICLK 0ns tVAL tON tOFF tSU tH PCICLK Output delay Tri-state output Input PCICLK Output timing parameters Input timing parameters |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |