| поискавой системы для электроныых деталей |
|
RIVA128 датащи(PDF) 19 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
RIVA128 датащи(HTML) 19 Page - STMicroelectronics |
|
19 / 77 page ![]() 128-BIT 3D MULTIMEDIA ACCELERATOR RIVA 128 19/77 Figure 6. Single address - no delay by master Figure 7 shows the RIVA 128 enqueuing 4 requests, where the first request is delayed by the maximum 2 cycles allowed. START is indicated on clock 2, but the RIVA 128 does not assert AGPPIPE# until clock 4. Note that PCIREQ# remains asserted on clock 6 to indicate that the current request is not the last one. When PCIREQ# is deasserted on clock 7 with AGPPIPE# still asserted this indicates that the current ad- dress is the last one to be enqueued during this transaction. AGPPIPE# must be deasserted on the next clock when PCIREQ# is sampled as deasserted. If the RIVA 128 wants to enqueue more requests during this bus operation, it continues asserting AGPPIPE# until all of its requests are enqueued or until it has filled all the available request slots provided by the target. Figure 7. Multiple addresses enqueued, maximum delay by RIVA 128 C1 A1 111 111 xxx xxx xxx xxx xxx xxx PCICLK AGPPIPE# PCIAD[31:0] PCICBE[3:0]# PCIREQ# PCIGNT# AGPST[2:0] 1 2 345 67 8 A1 111 111 111 xxx xxx xxx xxx xxx A2 A3 A4 C1 C2 C3 C4 PCICLK AGPPIPE# PCIAD[31:0] PCICBE# PCIREQ# PCIGNT# AGPST[2:0] 12 3 4 56 7 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |