поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TAS2781RYYR датащи(PDF) 38 Page - Texas Instruments

номер детали TAS2781RYYR
подробное описание детали  TAS2781 24-V Class-D Amplifier with Real Time Integrated Speaker Protection and Audio Processing
PDF  90 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI2 [Texas Instruments]
домашняя страница  https://www.ti.com
Logo TI2 - Texas Instruments

TAS2781RYYR датащи(HTML) 38 Page - Texas Instruments

Back Button TAS2781RYYR Datasheet HTML 34Page - Texas Instruments TAS2781RYYR Datasheet HTML 35Page - Texas Instruments TAS2781RYYR Datasheet HTML 36Page - Texas Instruments TAS2781RYYR Datasheet HTML 37Page - Texas Instruments TAS2781RYYR Datasheet HTML 38Page - Texas Instruments TAS2781RYYR Datasheet HTML 39Page - Texas Instruments TAS2781RYYR Datasheet HTML 40Page - Texas Instruments TAS2781RYYR Datasheet HTML 41Page - Texas Instruments TAS2781RYYR Datasheet HTML 42Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 90 page
background image
Bit
Field
Type
Reset
Description
0
RX_EDGE
RW
0h
TDM RX capture clock polarity
0h = Rising edge of SBCLK
1h = Falling edge of SBCLK
8.9.11 Page = 0x00 Address = 0x0A [Reset = 0Ah]
Bit
Field
Type
Reset
Description
7-6
IVMON_EN[1:0]
RW
0h
Sets the current and voltage data to length of
0h = 16 bits (default)
1h = 12 bits
2h = 8 bits
3h = Reserved
5-4
RX_SCFG[1:0]
RW
0h
TDM RX time slot select configuration
0h = Mono with time slot equal to I2C address offset (default)
1h = Mono left channel
2h = Mono right channel
3h = Stereo downmix (L+R)/2
3-2
RX_WLEN[1:0]
RW
2h
TDM RX word length
0h = 16 bits
1h = 20 bits
2h = 24 bits (default)
3h = 32 bits
1-0
RX_SLEN[1:0]
RW
2h
TDM RX slot length
0h = 16 bits
1h = 24 bits
2h = 32 bits
3h = Reserved
8.9.12 Page = 0x00 Address = 0x0C [Reset = 10h]
Bit
Field
Type
Reset
Description
7-4
RX_SLOT_R[3:0]
RW
1h
TDM RX Right Channel Time Slot (default = 1h)
3-0
RX_SLOT_L[3:0]
RW
0h
TDM RX Left Channel Time Slot (default = 0h)
8.9.13 Page = 0x00 Address = 0x0D [Reset = 13h]
Bit
Field
Type
Reset
Description
7
TX_KEEPCY
RW
0h
TDM TX SDOUT LSB data will be driven when TX_KEEPEN is
enabled
0h = Full cycle
1h = Half cycle
6
TX_KEEPLN
RW
0h
TDM TX SDOUT will hold the bus, when TX_KEEPEN is
enabled, for:
0h = 1 LSB cycle
1h = Always
5
TX_KEEPEN
RW
0h
TDM TX SDOUT bus keeper
0h = Disabled
1h = Enabled
4
TX_FILL
RW
1h
TDM TX SDOUT unused bit field fill
0h = Transmit 0
1h = Transmit Hi-Z
3-1
TX_OFFSET[2:0]
RW
1h
TDM TX start of frame to time slot 0 offset (default = 1h)
0
TX_EDGE
RW
1h
TDM TX launch clock polarity
0h = Rising edge of SBCLK
1h = Falling edge of SBCLK
TAS2781
SLOSE86B – JULY 2022 – REVISED JULY 2023
www.ti.com
38
Submit Document Feedback
Copyright © 2023 Texas Instruments Incorporated
Product Folder Links: TAS2781



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com