поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TAS2781RYYR датащи(PDF) 33 Page - Texas Instruments

номер детали TAS2781RYYR
подробное описание детали  TAS2781 24-V Class-D Amplifier with Real Time Integrated Speaker Protection and Audio Processing
PDF  90 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI2 [Texas Instruments]
домашняя страница  https://www.ti.com
Logo TI2 - Texas Instruments

TAS2781RYYR датащи(HTML) 33 Page - Texas Instruments

Back Button TAS2781RYYR Datasheet HTML 29Page - Texas Instruments TAS2781RYYR Datasheet HTML 30Page - Texas Instruments TAS2781RYYR Datasheet HTML 31Page - Texas Instruments TAS2781RYYR Datasheet HTML 32Page - Texas Instruments TAS2781RYYR Datasheet HTML 33Page - Texas Instruments TAS2781RYYR Datasheet HTML 34Page - Texas Instruments TAS2781RYYR Datasheet HTML 35Page - Texas Instruments TAS2781RYYR Datasheet HTML 36Page - Texas Instruments TAS2781RYYR Datasheet HTML 37Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 90 page
background image
Note
It is mandatory to have TDM clocks available before programming I2C to enter Active mode. Entering
Active mode with no clocks present will trigger a clock error, device will go into software shutdown and
the interrupts associated with the clock errors will be raised.
The TAS2781 also monitors die temperature and Class-D load current and will enter software shutdown mode
if either of these exceed safe values. As with the TDM clock error, the IRQZ pin will assert low for these faults
if the appropriate fault interrupt mask register bit is set low for over temperature and for over current. The fault
status can also be monitored in the latched fault registers as with the TDM clock error.
Die over temperature and Class-D over current errors can either be latching (i.e. the device will enter Software
Shutdown until a HW/SW shutdown sequence is applied) or they can be configured to automatically retry after
a prescribed time. This behavior can be configured in the OTE_RETRY and OCE_RETRY register bits (for
over temperature and over current). Even in latched mode, the Class-D will not attempt to retry after an over
temperature or over current error until the retry time period (Default = 1.5 s) has elapsed. This prevents applying
repeated stress to the device in a rapid fashion that could lead to device damage. If the device has been
cycled through SW/HW shutdown, the device will only begin to operate after the retry time period. By default the
RETRY feature is disabled.
The status registers (and IRQZ pin if enabled, and for un-masked interrupts) also indicate limiter behavior
including when the limiter is activated, when PVDDH is below the inflection point, when maximum attenuation
has been applied, when the limiter is in infinite hold and when the limiter has muted the audio.
In the situations when the device operates in PWR_MODE2 the PVDDL pin is supplied by an internal LDO.
Protection circuits monitor this block and generate faults in case of under voltage, over voltage or if the LDO is
over loaded. The device goes into shut down if one of these faults triggers.
The IRQZ pin is an open drain output that asserts low during unmasked fault conditions and therefore must be
pulled up with a resistor to IOVDD. An internal 20 kΩ pull up resistor is provided. It can be accessed by setting
the IRQZ_PU register bit of Register 0x04 to high.
The IRQZ interrupt configuration can be set using IRQZ_CFG[1:0] register bits in Register 0x5C. The IRQZ_POL
register bit sets the interrupt polarity and IRQZ_CLR register bit allows to clear all the interrupt latch register bits.
Live flag registers are active only when the device is in Active mode of operation. If the device is in Software
Shutdown by I2C command or due to any fault condition described below, the live flags will be reset. Latched
flags will not be reset in this condition and available for user to read their status.
Table 8-8. Fault Interrupt Mask
Interrupt
Live Register
Latch Register
Mask Register
Default (1 = Mask)
Temp Over 105 ºC
IL_TO105
IR_TO105
IM_TO105
1
Temp Over 115 ºC
IL_TO115
IR_TO115
IM_TO115
1
Temp Over 125 ºC
IL_TO125
IR_TO125
IM_TO125
1
Temp Over 135 ºC
IL_TO135
IR_TO135
IM_TO135
1
Over Temp Error
Device in shutdown
IR_OT
IM_OT
0
Over Current Error
Device in shutdown
IR_OC
IM_OC
0
TDM Clock Error
Device in shutdown
IR_TDMCE
IM_TDMCE
1
TDM Clock Error: Invalid SBCLK ratio or FS
rate
-
IR_TDMCEIR
-
-
TDM Clock Error: FS changed on the fly
-
IR_TDNCEFC
-
-
TDM Clock Error: SBCLK FS ratio changed on
the fly
-
IR_TDMCERC
-
-
BOP Active
IL_BOPA
IR_BOPA
IM_BOPA
0
BOP Infinite Hold
IL_BOPIH
IR_BOPIH
IM_BOPIH
0
BOP Mute
IL_BOPM
IR_BOPM
IM_BOPM
-
BOP Detected
IL_BOPD
IR_BOPD
IM_BOPD
0
www.ti.com
TAS2781
SLOSE86B – JULY 2022 – REVISED JULY 2023
Copyright © 2023 Texas Instruments Incorporated
Submit Document Feedback
33
Product Folder Links: TAS2781



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com