PM7366-PI datasheet(158/286 Pages) PMC

158 / 286 page

RELEASED

PM7366 FREEDM-8

DATA SHEET

PMC-1970930

ISSUE 4

FRAME ENGINE AND DATA LINK MANAGER

PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA,INC., AND FOR ITS CUSTOMERS’ INTERNAL USE

145

Bit

Type

Function

Default

Bit 31 to

Bit 16

Unused

XXXXH

Bit 15

R/W

RPDRLFQE[15]

Bit 14

R/W

RPDRLFQE[14]

Bit 13

R/W

RPDRLFQE[13]

Bit 12

R/W

RPDRLFQE[12]

Bit 11

R/W

RPDRLFQE[11]

Bit 10

R/W

RPDRLFQE[10]

Bit 9

R/W

RPDRLFQE[9]

Bit 8

R/W

RPDRLFQE[8]

Bit 7

R/W

RPDRLFQE[7]

Bit 6

R/W

RPDRLFQE[6]

Bit 5

R/W

RPDRLFQE[5]

Bit 4

R/W

RPDRLFQE[4]

Bit 3

R/W

RPDRLFQE[3]

Bit 2

R/W

RPDRLFQE[2]

Bit 1

R/W

RPDRLFQE[1]

Bit 0

R/W

RPDRLFQE[0]

This register provides the Packet Descriptor Reference Large Buffer Free Queue end address.

Note

This register is not byte addressable. Writing to this register modifies all the bits in the register.

Byte selection using byte enable signals (CBEB[3:0]) are not implemented. However, when all

four byte enables are negated, no access is made to this register.

RPDRLFQE[15:0]:

The receive packet descriptor reference (RPDR) large buffer free queue end bits

(RPDRLFQE[15:0]) define bits 17 to 2 of the Receive Packet Descriptor Reference Large

Buffer Free Queue end address. This register is initialised by the host. The physical end

address in the RPDRLF queue is the sum of RPDRLFQE[15:0] left shifted by 2 bits with the

RQB[31:0] bits in the RMAC Receive Queue Base register.

PM7366-PI датащи(PDF) 158 Page - PMC-Sierra, Inc

PM7366-PI датащи(HTML) 158 Page - PMC-Sierra, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL