поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

FALXT972MCCA4 датащи(PDF) 39 Page - Intel Corporation

номер детали FALXT972MCCA4
подробное описание детали  Single-Port 10/100 Mbps PHY Transceiver
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  INTEL [Intel Corporation]
домашняя страница  http://www.intel.com
Logo INTEL - Intel Corporation

FALXT972MCCA4 датащи(HTML) 39 Page - Intel Corporation

Back Button FALXT972MCCA4 Datasheet HTML 35Page - Intel Corporation FALXT972MCCA4 Datasheet HTML 36Page - Intel Corporation FALXT972MCCA4 Datasheet HTML 37Page - Intel Corporation FALXT972MCCA4 Datasheet HTML 38Page - Intel Corporation FALXT972MCCA4 Datasheet HTML 39Page - Intel Corporation FALXT972MCCA4 Datasheet HTML 40Page - Intel Corporation FALXT972MCCA4 Datasheet HTML 41Page - Intel Corporation FALXT972MCCA4 Datasheet HTML 42Page - Intel Corporation FALXT972MCCA4 Datasheet HTML 43Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 92 page
background image
Intel
® LXT972M Single-Port 10/100 Mbps PHY Transceiver
Datasheet
39
Document Number: 302875-005
Revision Date: 27-Oct-2005
5.6.4
Carrier Sense
Carrier Sense (CRS) is an asynchronous output.
CRS is always generated when the LXT972M Transceiver receives a packet from the line.
CRS is also generated when the LXT972M Transceiver is in half-duplex mode when a packet
is transmitted.
Table 14 summarizes the conditions for assertion of carrier sense, data loopback, and collision
signals. Carrier sense is not generated when a packet is transmitted and in full-duplex mode.
5.6.5
Error Signals
When the LXT972M Transceiver is in 100 Mbps mode and receives an invalid symbol from the
network, it asserts RX_ER and drives “0101” on the RXD pins.
The TX_ER function that forces ‘H’ symbols out on the TPOP/TPON twisted pair is not
implemented in the LXT972M Transceiver.
5.6.6
Collision
The LXT972M Transceiver asserts its collision signal asynchronously to any clock whenever the
line state is half-duplex and the transmitter and receiver are active at the same time. Table 14
summarizes the conditions for assertion of carrier sense, data loopback, and collision signals.
Table 14. Carrier Sense, Loopback, and Collision Conditions
Speed
Duplex Condition
Carrier Sense
Test
Loop-
back1, 2
Operational
Loop-
back1, 2
Collision
100
Mbps
Full-Duplex
Receive Only
Yes
No
None
Half-Duplex
Transmit or Receive
No
No
Transmit and Receive
10
Mbps
Full-Duplex
Receive Only
Yes
No
None
Half-Duplex,
Register bit 16.8 = 0
Transmit or Receive
Yes
Yes
Transmit and Receive
Half-Duplex,
Register bit 16.8 = 1
Transmit or Receive
No
No
Transmit and Receive
1. Test Loopback is enabled when Register bit 0.14 = 1.
2. For descriptions of Test Loopback and Operational Loopback, see Section 5.6.7, “Loopback” on page 40.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com