| поискавой системы для электроныых деталей |
|
FALXT972MCCA4 датащи(PDF) 27 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
FALXT972MCCA4 датащи(HTML) 27 Page - Intel Corporation |
|
27 / 92 page ![]() Intel ® LXT972M Single-Port 10/100 Mbps PHY Transceiver Datasheet 27 Document Number: 302875-005 Revision Date: 27-Oct-2005 5.2.3.1.2 MDIO Frame Structure The physical interface consists of a data line (MDIO) and clock line (MDC). The frame structure is shown in Figure 3 and Figure 4 (Read and Write). MDIO Interface timing is given in Chapter 7.0, “Electrical Specifications”. 5.2.3.2 Hardware Control Interface The LXT972M Transceiver provides a Hardware Control Interface for applications where the MDIO is not desired. The Hardware Control Interface uses the hardware configuration pins to set device configuration. For details, see Section 5.4.4, “Hardware Configuration Settings” on page 33. Figure 3. Management Interface Read Frame Structure Figure 4. Management Interface Write Frame Structure MDC MDIO (Read) 32 "1"s 0110 Preamble ST Op Code PHY Address Turn Around Z0 A4 A3 A0 R4 R3 R0 Register Address D15 D14 D1 Data Write Read D15 D14 D1 D0 Idle High Z B3489-01 MDC MDIO (Write) 32 "1"s 0101 Preamble ST Op Code PHY Address Turn Around 1 0 A4 A3 A0 R4 R3 R0 Register Address D15 D14 D1 D0 Data Idle Idle Write B3490-01 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |