| поискавой системы для электроныых деталей |
|
FALXT972MCCA4 датащи(PDF) 37 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
FALXT972MCCA4 датащи(HTML) 37 Page - Intel Corporation |
|
37 / 92 page ![]() Intel ® LXT972M Single-Port 10/100 Mbps PHY Transceiver Datasheet 37 Document Number: 302875-005 Revision Date: 27-Oct-2005 5.6.1 MII Clocks The LXT972M Transceiver is the master clock source for data transmission, and it supplies both MII clocks (RX_CLK and TX_CLK). It automatically sets the clock speeds to match link conditions. • When the link is operating at 100 Mbps, the clocks are set to 25 MHz. • When the link is operating at 10 Mbps, the clocks are set to 2.5 MHz. Figure 7 through Figure 9 show the clock cycles for each mode. Note: The transmit data and control signals must always be synchronized to TX_CLK by the MAC. The LXT972M Transceiver samples these signals on the rising edge of TX_CLK. Figure 7. Clocking for 10BASE-T Figure 8. Clocking for 100BASE-X RX_CLK 2.5 MHz during auto-negotiation and 10BASE-T Data & Idle TX_CLK 2.5 MHz during auto-negotiation and 10BASE-T Data & Idle Constant 25 MHz XI B3390-01 RX_CLK 2.5 MHz during auto-negotiation TX_CLK Constant 25 MHz XI 25 MHz once 100BASE-X Link Established 2.5 MHz during auto-negotiation 25 MHz once 100BASE-X Link Established B3391-01 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |