 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
FALXT972MCCA4 датащи(PDF) 66 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
FALXT972MCCA4 датащи(HTML) 66 Page - Intel Corporation |
|
|
66 / 92 page  Intel ® LXT972M Single-Port 10/100 Mbps PHY Transceiver 66 Datasheet Document Number: 302875-005 Revision Date: 27-Oct-2005 Figure 23 does not show the TX_ER signal. . Figure 23. Intel® LXT972M Transceiver 100BASE-TX Transmit Timing t1 t2 t5 t3 t4 0ns 250ns TXCLK TX_EN TXD[3:0] TPO CRS B3454-03 Note: Timing diagram depicts 4B mode. Table 31. Intel® LXT972M Transceiver 100BASE-TX Transmit Timing Parameters Parameter Symbol Min Typ 1 Max Units2 Test Conditions TXD[3:0], TX_EN setup to TX_CLK High t1 12 – – ns – TXD[3:0], TX_EN hold from TX_CLK High t2 0 – – ns – TX_EN sampled to CRS asserted t3 20 – 24 BT – TX_EN sampled to CRS de-asserted t4 24 – 28 BT – TX_EN sampled to TPO out (Tx latency) t5 5.3 – 5.7 BT – 1. Typical values are at 25 °C and are for design aid only, not guaranteed, and not subject to production testing. 2. BT (Bit Time) is the duration of one bit as transferred to and from the MAC and is the reciprocal of the bit rate. 100BASE-T bit time = 10-8 s or 10 ns. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
