поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

XRT86VL34 датащи(PDF) 40 Page - Exar Corporation

номер детали XRT86VL34
подробное описание детали  QUAD T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION
PDF  156 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  EXAR [Exar Corporation]
домашняя страница  http://www.exar.com
Logo EXAR - Exar Corporation

XRT86VL34 датащи(HTML) 40 Page - Exar Corporation

Back Button XRT86VL34 Datasheet HTML 36Page - Exar Corporation XRT86VL34 Datasheet HTML 37Page - Exar Corporation XRT86VL34 Datasheet HTML 38Page - Exar Corporation XRT86VL34 Datasheet HTML 39Page - Exar Corporation XRT86VL34 Datasheet HTML 40Page - Exar Corporation XRT86VL34 Datasheet HTML 41Page - Exar Corporation XRT86VL34 Datasheet HTML 42Page - Exar Corporation XRT86VL34 Datasheet HTML 43Page - Exar Corporation XRT86VL34 Datasheet HTML 44Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 156 page
background image
XRT86VL34
35
QUAD T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION
REV. V1.2.0
1
SB_ENB(1)
R/w
0
Receive Slip Buffer Mode Select
These bits select modes of operation for the receive slip buffer. These two
bits also select the direction of RxSERCLK and RxSYNC in base clock rate
(2.048MHz). The following table shows the corresponding slip buffer modes
as well as the direction of the RxSYNC/RxSERCLK according to the setting
of these two bits.
NOTE: Users must make sure that the RxSerClk input pin is synchronized to
the Recovered Clock signal for this particular channel to prevent any
buffer slips from occurring.
0
SB_ENB(0)
R/W
1
TABLE 20: FIFO LATENCY REGISTER (FFOLR)
HEX ADDRESS: 0Xn117
BIT
FUNCTION
TYPE
DEFAULT
DESCRIPTION-OPERATION
7-5
Reserved
-
-
Reserved
4-0
Rx Slip Buffer FIFO
Latency[4:0]
R/W
00100
Receive Slip Buffer FIFO Latency[4:0]:
These bits permit the user to specify the “Receive Data” Latency (in
terms of RxSerClk_n clock periods), whenever the Receive Slip
Buffer has been configured to operate in the “FIFO” Mode.
NOTE: These bits are only active if the Receive Slip Buffer has been
configured to operate in the FIFO Mode.
TABLE 19: SLIP BUFFER CONTROL REGISTER (SBCR)
HEX ADDRESS: 0Xn116
BIT
FUNCTION
TYPE
DEFAULT
DESCRIPTION-OPERATION
SB_ENB
[1:0]
RECEIVE SLIP BUFFER
MODE SELECT
DIRECTION OF
RXSERCLK
DIRECTION OF
RXSYNC
00/11
Receive Slip Buffer is
bypassed
Output
Output
01
Slip Buffer Mode
Input
Depends on the
setting of SB_SDIR
(bit 2 of this register)
If SB_SDIR = 0:
RxSYNC = Output
If SB_SDIR = 1:
RxSYNC = Input
10
FIFO Mode.
FIFO data latency
can be programmed
by the 'FIFO Latency
Register' (Address =
0xn117).
Input
Depends on the
setting of SB_SDIR
(bit 2 of this register)
If SB_SDIR = 0:
RxSYNC = Output
If SB_SDIR = 1:
RxSYNC = Input



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com