XRT86VL34 datasheet(34/156 Pages) EXAR

34 / 156 page

XRT86VL34

QUAD T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

REV. V1.2.0

TABLE 15: RECEIVE IN FRAME REGISTER (RIFR)

HEX ADDRESS: 0Xn112

BIT

FUNCTION

TYPE

DEFAULT

DESCRIPTION-OPERATION

In Frame

In Frame State

This READ-ONLY bit indicates whether the Receive T1 Framer block is

currently declaring the “In-Frame” condition with the incoming T1 data-

stream.

0 - Indicates that the Receive T1 Framer block is currently declaring the

LOF (Loss of Frame) Defect condition.

1 - Indicates that the Receive T1 Framer block is currently declaring itself

to be in the “In-Frame” condition.

6-0

Reserved

Reserved (E1 Mode Only)

TABLE 16: DATA LINK CONTROL REGISTER (DLCR1)

HEX ADDRESS: 0Xn113

BIT

FUNCTION

TYPE

DEFAULT

DESCRIPTION-OPERATION

SLC-96 Data Link

Enable

R/W

SLC®96 DataLink Enable

This bit permits the user to configure the channel to support the

transmission and reception of the “SLC-96 type” of data-link mes-

sage.

0 - Channel does not support the transmission and reception of

“SLC-96” type of data-link messages. Regular SF framing bits will

be transmitted.

1 - Channel supports the transmission and reception of the “SLC-

96” type of data-link messages.

This bit is only active if the channel has been configured to operate

in either the SLC-96 or the ESF Framing formats.

MOS ABORT Disable

R/W

MOS ABORT Disable:

This bit permits the user to either enable or disable the “Automatic

MOS ABORT” feature within Transmit HDLC Controller # 1. If the

user enables this feature, then Transmit HDLC Controller block # 1

will automatically transmit the ABORT Sequence (e.g., a zero fol-

lowed by a string of 7 consecutive “1s”) whenever it abruptly transi-

tions from transmitting a MOS type of message, to transmitting a

BOS type of message.

If the user disables this feature, then the Transmit HDLC Controller

Block # 1 will NOT transmit the ABORT sequence, whenever it

abruptly transitions from transmitting a MOS-type of message to

transmitting a BOS-type of message.

0 - Enables the “Automatic MOS Abort” feature

1 - Disables the “Automatic MOS Abort” feature

Rx_FCS_DIS

R/W

Receive Frame Check Sequence (FCS) Verification Enable/Dis-

able

This bit permits the user to configure the Receive HDLC Controller

Block # 1 to compute and verify the FCS value within each incoming

LAPD message frame.

0 - Enables FCS Verification

1 - Disables FCS Verification

XRT86VL34 датащи(PDF) 34 Page - Exar Corporation

XRT86VL34 датащи(HTML) 34 Page - Exar Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL