поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD9516-2/PCBZ датащи(PDF) 31 Page - Analog Devices

номер детали AD9516-2/PCBZ
подробное описание детали  14-Output Clock Generator with Integrated 2.2 GHz VCO
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD9516-2/PCBZ датащи(HTML) 31 Page - Analog Devices

Back Button AD9516-2/PCBZ Datasheet HTML 27Page - Analog Devices AD9516-2/PCBZ Datasheet HTML 28Page - Analog Devices AD9516-2/PCBZ Datasheet HTML 29Page - Analog Devices AD9516-2/PCBZ Datasheet HTML 30Page - Analog Devices AD9516-2/PCBZ Datasheet HTML 31Page - Analog Devices AD9516-2/PCBZ Datasheet HTML 32Page - Analog Devices AD9516-2/PCBZ Datasheet HTML 33Page - Analog Devices AD9516-2/PCBZ Datasheet HTML 34Page - Analog Devices AD9516-2/PCBZ Datasheet HTML 35Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 84 page
background image
AD9516-2
Rev. 0 | Page 31 of 84
Clock Distribution or External VCO <1600 MHz
When the external clock source to be distributed or the external
VCO/VCXO is less than 1600 MHz, a configuration that
bypasses the VCO divider can be used. This only differs from
the High Frequency Clock Distribution—CLK or External VCO
>1600 MHz section in that the VCO divider (divide-by-2,
divide-by-3, divide-by-4, divide-by-5, and divide-by-6) is
bypassed. This limits the frequency of the clock source to
<1600 MHz (due to the maximum input frequency allowed at
the channel dividers).
Configuration and Register Settings
For clock distribution applications where the external clock is
<1600 MHz, the register settings shown in Table 25 should be
used.
Table 25. Settings for Clock Distribution < 1600 MHz
Register
Function
0x10<1:0> = 01b
PLL asynchronous power-down (PLL off )
0x1E1<0> = 1b
Bypass the VCO divider as source for
distribution section
0x1E1<1> = 0b
CLK selected as the source
When using the internal PLL with an external VCO <1600 MHz,
the PLL must be turned on.
Table 26. Settings for Using Internal PLL with External VCO
<1600 MHz
Register
Function
0x1E1<0> = 1b
Bypass the VCO divider as source for
distribution section
0x10<1:0> = 00b
PLL normal operation (PLL on), along with
other appropriate PLL settings in 0x10 to 0x1E
An external VCO/VCXO requires an external loop filter that
must be connected between CP and the tuning pin of the
VCO/VCXO. This loop filter determines the loop bandwidth
and stability of the PLL. Make sure to select the proper PFD
polarity for the VCO/VCXO being used.
Table 27. Setting the PFD Polarity
Register
Function
0x10<7> = 0
PFD polarity positive (higher control voltage
produces higher frequency)
0x10<7> = 1
PFD polarity negative (higher control
voltage produces lower frequency)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com