поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

IMX7DCEC датащи(PDF) 67 Page - NXP Semiconductors

номер детали IMX7DCEC
подробное описание детали  i.MX 7Dual Family of Applications Processors Datasheet
PDF  161 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

IMX7DCEC датащи(HTML) 67 Page - NXP Semiconductors

Back Button IMX7DCEC Datasheet HTML 63Page - NXP Semiconductors IMX7DCEC Datasheet HTML 64Page - NXP Semiconductors IMX7DCEC Datasheet HTML 65Page - NXP Semiconductors IMX7DCEC Datasheet HTML 66Page - NXP Semiconductors IMX7DCEC Datasheet HTML 67Page - NXP Semiconductors IMX7DCEC Datasheet HTML 68Page - NXP Semiconductors IMX7DCEC Datasheet HTML 69Page - NXP Semiconductors IMX7DCEC Datasheet HTML 70Page - NXP Semiconductors IMX7DCEC Datasheet HTML 71Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 67 / 161 page
background image
Electrical characteristics
i.MX 7Dual Family of Applications Processors Datasheet, Rev. 7, 09/2023
NXP Semiconductors
67
2 All measurements are in reference to Vref level.
3 Measurements were done using balanced load and 25  resistor from outputs to VDD_REF.
Figure 25 shows the DDR3 write timing diagram. The timing parameters for this diagram appear in
Table 48.
Figure 25. DDR3 write cycle
1 To receive the reported setup and hold values, write calibration should be performed in order to locate the DRAM_SDQSx_P in
the middle of DRAM_DATAxx window.
2 All measurements are in reference to Vref level.
3 Measurements were taken using balanced load and 25  resistor from outputs to DDR_VREF.
Table 48. DDR3 write cycle
ID
Parameter
Symbol
CK = 533 MHz
Unit
Min
Max
DDR17
DRAM_DATAxx and DRAM_DQMx setup time to DRAM_SDQSx_P
(differential strobe)
tDS
225
ps
DDR18
DRAM_DATAxx and DRAM_DQMx hold time to DRAM_SDQSx_P
(differential strobe)
tDH
250
ps
DDR21
DRAM_SDQSx_P latching rising transitions to associated clock edges
tDQSS
-0.25
+0.25
tCK
DDR22
DRAM_SDQSx_P high level width
tDQSH
0.45
0.55
tCK
DDR23
DRAM_SDQSx_P low level width
tDQSL
0.45
0.55
tCK
DRAM_SDCLKx_P
DRAM_SDCLKx_N
DRAM_SDQSx_P
DRAM_DATAxx
DRAM_DQMx
Data
Data
Data
Data
Data
Data
Data
Data
DM
DM
DM
DM
DM
DM
DM
DM
DDR17
DDR17
DDR17
DDR17
DDR18
DDR18
DDR18
DDR18
DDR21
DDR23
DDR22
(output)
(output)
(output)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com