| поискавой системы для электроныых деталей |
|
LP87702 датащи(PDF) 75 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
LP87702 датащи(HTML) 75 Page - Texas Instruments |
|
75 / 99 page ![]() Table 8-56. DIAG_MASK Register Field Descriptions (continued) Bit Field Type Reset Description 4 VMON2_PGR_MASK R/W 0h Masking of VMON2 valid detection for powergood interrupt VMON2_PG_INT in INT_DIAG register: 0 – Interrupt generated 1 – Interrupt not generated. This bit does not affect VMON2_PG_STAT status bit in DIAG_STATUS register. (Default from OTP memory) 3 VMON1_PGF_MASK R/W 0h Masking of VMON1 invalid detection for powergood interrupt VMON1_PG_INT in INT_DIAG register: 0 – Interrupt generated 1 – Interrupt not generated. This bit does not affect VMON1_PG_STAT status bit in DIAG_STATUS register. (Default from OTP memory) 2 VMON1_PGR_MASK R/W 0h Masking of VMON1 valid detection for powergood interrupt VMON1_PG_INT in INT_DIAG register: 0 – Interrupt generated 1 – Interrupt not generated. This bit does not affect VMON1_PG_STAT status bit in DIAG_STATUS register. (Default from OTP memory) 1 VANA_PGF_MASK R/W 0h Masking of VANA invalid detection for powergood interrupt VANA_PG_INT in INT_DIAG register: 0 – Interrupt generated 1 – Interrupt not generated. This bit does not affect VANA_PG_STAT status bit in DIAG_STATUS register. (Default from OTP memory) 0 VANA_PGR_MASK R/W 0h Masking of VANA valid detection for powergood interrupt VANA_PG_INT in INT_DIAG register: 0 – Interrupt generated 1 – Interrupt not generated. This bit does not affect VANA_PG_STAT status bit in DIAG_STATUS register. (Default from OTP memory) 8.6.1.1.47 SEL_I_LOAD Register (Offset = 2Eh) [reset = 0h] SEL_I_LOAD is shown in Figure 8-65 and described in Table 8-57. Return to Table 8-9. Figure 8-65. SEL_I_LOAD Register 7 6 5 4 3 2 1 0 RESERVED LOAD_CURRENT_BUCK_SELE CT R/W-0h R/W-0h Table 8-57. SEL_I_LOAD Register Field Descriptions Bit Field Type Reset Description 7-2 RESERVED R/W 0h 1-0 LOAD_CURRENT_BUCK _SELECT R/W 0h Start the current measurement on the selected Buck converter: 0 – BUCK0 1 – BUCK1 2 – BUCK0 3 – BUCK1 The measurement is started when register is written. www.ti.com LP87702-Q1 SNVSAL1C – DECEMBER 2017 – REVISED JUNE 2021 Copyright © 2021 Texas Instruments Incorporated Submit Document Feedback 75 Product Folder Links: LP87702-Q1 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |