поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

LP87702 датащи(PDF) 47 Page - Texas Instruments

Click here to check the latest version.
номер детали LP87702
подробное описание детали  LP87702-Q1 Dual Buck Converter and 5-V Boost With Diagnostic Functions
PDF  99 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

LP87702 датащи(HTML) 47 Page - Texas Instruments

Back Button LP87702 Datasheet HTML 43Page - Texas Instruments LP87702 Datasheet HTML 44Page - Texas Instruments LP87702 Datasheet HTML 45Page - Texas Instruments LP87702 Datasheet HTML 46Page - Texas Instruments LP87702 Datasheet HTML 47Page - Texas Instruments LP87702 Datasheet HTML 48Page - Texas Instruments LP87702 Datasheet HTML 49Page - Texas Instruments LP87702 Datasheet HTML 50Page - Texas Instruments LP87702 Datasheet HTML 51Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 99 page
background image
Return to Table 8-9.
Figure 8-19. DEV_REV Register
7
6
5
4
3
2
1
0
RESERVED
DEVICE_ID
RESERVED
R-0h
R-0h
R-0h
Table 8-11. DEV_REV Register Field Descriptions
Bit
Field
Type
Reset
Description
7-6
RESERVED
R
0h
5-3
DEVICE_ID
R
0h
Device specific ID code.
(Default from OTP memory)
2-0
RESERVED
R
0h
Reserved
8.6.1.1.2 OTP_CODE Register (Offset = 1h) [reset = 0h]
OTP_CODE is shown in Figure 8-20 and described in Table 8-12.
Return to Table 8-9.
Figure 8-20. OTP_CODE Register
7
6
5
4
3
2
1
0
OTP_ID
OTP_REV
R-0h
R-0h
Table 8-12. OTP_CODE Register Field Descriptions
Bit
Field
Type
Reset
Description
7-2
OTP_ID
R
0h
Identification Code of the OTP EPROM.
(Default from OTP memory)
1-0
OTP_REV
R
0h
Version number of the OTP ID.
(Default from OTP memory)
8.6.1.1.3 BUCK0_CTRL_1 Register (Offset = 2h) [reset = 8h]
BUCK0_CTRL_1 is shown in Figure 8-21 and described in Table 8-13.
Return to Table 8-9.
Figure 8-21. BUCK0_CTRL_1 Register
7
6
5
4
3
2
1
0
RESERVED
BUCK0_FPWM
_MP
BUCK0_FPWM BUCK0_RDIS_
EN
BUCK0_EN_PIN_CTRL
BUCK0_EN
R/W-0h
R/W-0h
R/W-0h
R/W-1h
R/W-0h
R/W-0h
Table 8-13. BUCK0_CTRL_1 Register Field Descriptions
Bit
Field
Type
Reset
Description
7-6
RESERVED
R/W
0h
5
BUCK0_FPWM_MP
R/W
0h
Forces the BUCK0 converter to operate always in multi-phase and
forced PWM operation mode:
0 – Automatic phase adding and shedding.
1 – Forced to multi-phase operation, 2 phases in the 2-phase
configuration.
(Default from OTP memory)
www.ti.com
LP87702-Q1
SNVSAL1C – DECEMBER 2017 – REVISED JUNE 2021
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
47
Product Folder Links: LP87702-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com