поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

NAND02G-B2C датащи(PDF) 24 Page - STMicroelectronics

номер детали NAND02G-B2C
подробное описание детали  1 Gbit, 2 Gbit, 2112 Byte/1056 Word Page, 1.8V/3V, NAND Flash Memory
PDF  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

NAND02G-B2C датащи(HTML) 24 Page - STMicroelectronics

Back Button NAND02G-B2C Datasheet HTML 20Page - STMicroelectronics NAND02G-B2C Datasheet HTML 21Page - STMicroelectronics NAND02G-B2C Datasheet HTML 22Page - STMicroelectronics NAND02G-B2C Datasheet HTML 23Page - STMicroelectronics NAND02G-B2C Datasheet HTML 24Page - STMicroelectronics NAND02G-B2C Datasheet HTML 25Page - STMicroelectronics NAND02G-B2C Datasheet HTML 26Page - STMicroelectronics NAND02G-B2C Datasheet HTML 27Page - STMicroelectronics NAND02G-B2C Datasheet HTML 28Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 62 page
background image
Device operations
NAND01G-B2B, NAND02G-B2C
24/62
6.2
Cache Read
The Cache Read operation is used to improve the read throughput by reading data using
the Cache Register. As soon as the user starts to read one page, the device automatically
loads the next page into the Cache Register.
An Cache Read operation consists of three steps (see Table 10: Commands):
1.
One bus cycle is required to setup the Cache Read command (the same as the
standard Read command)
2.
Four or Five (refer to Table 6 and Table 7) bus cycles are then required to input the
Start Address
3.
One bus cycle is required to issue the Cache Read confirm command to start the P/E/R
Controller.
The Start Address must be at the beginning of a page (Column Address = 00h, see Table 8
and Table 9). This allows the data to be output uninterrupted after the latency time (tBLBH1),
see Figure 8
The Ready/Busy signal can be used to monitor the start of the operation. During the latency
period the Ready/Busy signal goes Low, after this the Ready/Busy signal goes High, even if
the device is internally downloading page n+1.
Once the Cache Read operation has started, the Status Register can be read using the
Read Status Register command.
During the operation, SR5 can be read, to find out whether the internal reading is ongoing
(SR5 = ‘0’), or has completed (SR5 = ‘1’), while SR6 indicates whether the Cache Register
is ready to download new data.
To exit the Cache Read operation an Exit Cache Read command must be issued (see
Table 10).
If the Exit Cache Read command is issued while the device is internally reading page n+1,
pages n and n+1 will not be output.
Figure 8.
Cache Read Operation
I/O
RB
Address
Inputs
ai13104
00h
Read
Setup
Code
31h
Cache
Read
Confirm
Code
Busy
tBLBH1
(Read Busy time)
1st page
Data Output
2nd page
3rd page
last page
34h
Exit
Cache
Read
Code
Block N
tBLBH4
R
tRHRL2
tRHRL2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com