| поискавой системы для электроныых деталей |
|
NAND02G-B2C датащи(PDF) 20 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
NAND02G-B2C датащи(HTML) 20 Page - STMicroelectronics |
|
20 / 62 page ![]() Command Set NAND01G-B2B, NAND02G-B2C 20/62 5 Command Set All bus write operations to the device are interpreted by the Command Interface. The Commands are input on I/O0-I/O7 and are latched on the rising edge of Write Enable when the Command Latch Enable signal is high. Device operations are selected by writing specific commands to the Command Register. The two-step command sequences for program and erase operations are imposed to maximize data security. The Commands are summarized in Table 10: Commands. Table 10. Commands Command Bus Write Operations(1) 1. The bus cycles are only shown for issuing the codes. The cycles required to input the addresses or input/output data are not shown. Commands accepted during busy 1st CYCLE 2nd CYCLE 3rd CYCLE 4th CYCLE Read 00h 30h – – Random Data Output 05h E0h – – Cache Read 00h 31h – – Exit Cache Read 34h – – – Yes(2) 2. Only during Cache Read busy. Page Program (Sequential Input default) 80h 10h – – Random Data Input 85h – – – Copy Back Program 00h 35h 85h 10h Cache Program 80h 15h – – Block Erase 60h D0h – – Reset FFh – – – Yes Read Electronic Signature 90h – – – Read Status Register 70h – – – Yes |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |