| поискавой системы для электроныых деталей |
|
ADPD107 датащи(PDF) 27 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADPD107 датащи(HTML) 27 Page - Analog Devices |
|
27 / 66 page ![]() Data Sheet ADPD105/ADPD106/ADPD107 Rev. A | Page 27 of 66 I2C SERIAL INTERFACE The ADPD105 supports an I2C serial interface via the SDA (data) and SCL (clock) pins. All internal registers are accessed through the I2C interface. The ADPD105 is an I2C only device and does not support an SPI. The ADPD105 conforms to the UM10204 I2C-Bus Specification and User Manual, Rev. 05—9 October 2012, available from NXP Semiconductors. It supports a fast mode (400 kbps) data transfer. Register read and write are supported, as shown in Figure 29. Figure 3 shows the timing diagram for the I2C interface. Slave Address The default 7-bit I2C slave address for the device is 0x64, followed by the R/W bit. For a write, the default I2C slave address is 0xC8; for a read, the default I2C address is 0xC9. The slave address is configurable by writing to Register 0x09, Bits[7:1]. When multiple ADPD105 devices are on the same bus lines, the GPIO0 and GPIO1 pins can be used to select specific devices for the address change. Register 0x0D can be used to select a key to enable address changes in specific devices. Use the following procedure to change the slave address when multiple ADPD105 devices are connected to the same I2C bus lines: 1. Using Register 0x4F, enable the input buffer of the GPIO1 pin, the GPIO0 pin, or both, depending on the key being used. 2. For the device identified as requiring an address change, set the GPIO0 and/or GPIO1 pins high or low to match the key being used. 3. Write the SLAVE_ADDRESS_KEY bits using Register 0x0D, Bits[15:0] to match the desired function. The allowed keys are shown in Table 33. 4. Write the desired SLAVE_ADDRESS bits using Register 0x09, Bits[7:1]. While writing to Register 0x09, Bits[7:1], write 0xAD to Register 0x09, Bit[15:8]. Register 0x09 must be written to immediately after writing to Register 0x0D. 5. Repeat Step 1 to Step 4 for all the devices that need SLAVE_ADDRESS changed. 6. Set the GPIO0 and GPIO1 pins as desired for normal operation using the new SLAVE_ADDRESS for each device. I2C Write and Read Operations Figure 29 illustrates the ADPD105 I2C write and read operations. Single-word and multiword read operations are supported. For a single register read, the host sends a no acknowledge (NACK) after the second data byte is read and a new register address is needed for each access. For multiword operations, each pair of data bytes is followed by an acknowledge from the host until the last byte of the last word is read. The host indicates the last read word by sending a no acknowledge. When reading from the FIFO (Register 0x60), the data is automatically advanced to the next word in the FIFO and the space is freed. When reading from other registers, the register address is automatically advanced to the next register, except at Register 0x5F or Register 0x7F, where the address does not increment. This autoincrementing allows lower overhead reading of sequential registers. All register writes are single word only and require 16 bits (one word) of data. The software reset (Register 0x0F, Bit 0) returns an acknowledge. The device then returns to standby mode with all registers in the default state. Table 19. Definition of I2C Terminology Term Description SCL Serial clock. SDA Serial address and data. Master The master is the device that initiates a transfer, generates clock signals, and terminates a transfer. Slave The slave is the device addressed by a master. The ADPD105 operates as a slave device. Start (S) A high to low transition on the SDA line while SCL is high; all transactions begin with a start condition. Start (Sr) Repeated start condition. Stop (P) A low to high transition on the SDA line while SCL is high. A stop condition terminates all transactions. ACK During the acknowledge or no acknowledge clock pulse, the SDA line is pulled low and remains low. NACK During the acknowledge or no acknowledge clock pulse, the SDA line remains high. Slave Address After a start (S), a 7-bit slave address is sent, which is followed by a data direction bit (read or write). Read (R) A 1 indicates a request for data. Write (W) A 0 indicates a transmission. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |