LP8733 datasheet(51/86 Pages) TI

51 / 86 page

LP8733

www.ti.com

SNVSBK2 – SEPTEMBER 2019

Product Folder Links: LP8733

Submit Documentation Feedback

Table 25. GPO2_DELAY Register Field Descriptions (continued)

Bits

Field

Type

Default

Description

3:0

GPO2_

STARTUP_

DELAY[3:0]

R/W

Delay for the GPO2 rising edge from the EN signal's rising edge:

0x0 - 0 ms

0x1 - 0.5 ms (1 ms if STARTUP_DELAY_SEL=1 in the CONFIG register.)

...

0xF - 7.5 ms (15 ms if STARTUP_DELAY_SEL=1 in the CONFIG register.)

7.6.1.19 GPO_CTRL

GPO_CTRL is shown in Table 26, Address: 0x12

Figure 47. GPO_CTRL Register

Reserved - do

not use

GPO2_OD

GPO2_EN_PIN

_CTRL

GPO2_EN

Reserved - do

not use

GPO_OD

GPO_EN_PIN_

CTRL

GPO_EN

Table 26. GPO_CTRL Register Field Descriptions

Bits

Field

Type

Default

Description

Reserved - do not

use

GP02_OD

R/W

GPO2 signal type when configured as the General Purpose Output (CLKIN pin):

0 - Push-pull output (VANA level)

1 - Open-drain output

GPO2_EN_PIN_C

TRL

R/W

Control for the GPO2:

0 - Only the GPO2_EN bit controls the GPO2

1 - GPO2_EN bit and the EN pin control the GPO2.

GPO2_EN

R/W

Output level of the GPO2 signal (when configured as the General Purpose Output):

0 - Logic low level

1 - Logic high level

Reserved - do not

use

GPO_OD

R/W

GPO signal type:

0 - Push-pull output (VANA level)

1 - Open-drain output

GPO_EN_PIN_CT

R/W

Control for the GPO:

0 - Only the GPO_EN bit controls the GPO

1 - GPO_EN bit and the EN pin control the GPO.

GPO_EN

R/W

Output level of the GPO signal:

0 - Logic low level

1 - Logic high level

7.6.1.20 CONFIG

CONFIG is shown in Table 27, Address: 0x13

Figure 48. CONFIG Register

Reserved - do

not use

STARTUP_DE

LAY_SEL

SHUTDOWN_

DELAY_SEL

CLKIN_PIN_SE

CLKIN_PD

EN2_PD

TDIE_WARN_

LEVEL

EN_SPREAD

_SPEC

Table 27. CONFIG Register Field Descriptions

Bits

Field

Type

Default

Description

Reserved - do not

use

R/W

STARTUP_DELAY

_SEL

R/W

Startup delay range from the EN signals.

0 - 0 ms - 7.5 ms with 0.5 ms steps

1 - 0 ms - 15 ms with 1 ms steps

LP8733 датащи(PDF) 51 Page - Texas Instruments

LP8733 датащи(HTML) 51 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

датащи скачать

ссылки URL