LP8733 datasheet(37/86 Pages) TI

37 / 86 page

LP8733

www.ti.com

SNVSBK2 – SEPTEMBER 2019

Product Folder Links: LP8733

Submit Documentation Feedback

(1)

No glitch filtering, only synchronization.

The GPO pins are configured with the following bits:

•

The GPOx_OD bit in The GPO_CTRL register defines the type of the output, either push-pull with V(VANA)

level or open drain.

The logic level of the GPOx pin is set by the EN_GPOx bit in the GPO_CTRL register.

The control of the GPOs can be included to start-up and shutdown sequences. The GPO control for a sequence

with an EN pin is selected by the GPOx_EN_PIN_CTRL bit in the GPO_CTRL register. For start-up and

shutdown sequence control, see Enable and Disable Sequences.

7.3.10 Digital Signal Filtering

The digital signals have a debounce filtering. The signal or supply is sampled with a clock signal and a counter.

This results as an accuracy of one clock period for the debounce window.

Table 5. Digital Signal Filtering

EVENT

SIGNAL/SUPPLY

RISING EDGE

FALLING EDGE

LENGTH

Enable/disable for BUCKx,

LDOx or GPOx

3 µs(1)

VANA UVLO

VANA

3 µs(1) (VANA voltage rising)

Immediate (VANA voltage falling)

VANA overvoltage

VANA

1 µs (VANA voltage rising)

20 µs (VANA voltage falling)

Thermal warning

TDIE_WARN_INT

20 µs

Thermal shutdown

TDIE_SD_INT

20 µs

Current limit

VOUTx_ILIM

20 µs

Overload

FB_B0, FB_B1,

VOUT_LDO0, VOUT_LDO1

1 ms

N/V

PGOOD pin and power-good

interrupt

PGOOD / FB_B0, FB_B1,

VOUT_LDO0, VOUT_LDO1

6 µs

LP8733 датащи(PDF) 37 Page - Texas Instruments

LP8733 датащи(HTML) 37 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

датащи скачать

ссылки URL