поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

UPD360 датащи(PDF) 141 Page - Microchip Technology

номер детали UPD360
подробное описание детали  Highly Integrated Small Form Factor USB Type-C??Power Delivery 2.0 Port Controller
PDF  221 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROCHIP [Microchip Technology]
домашняя страница  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

UPD360 датащи(HTML) 141 Page - Microchip Technology

Back Button UPD360 Datasheet HTML 137Page - Microchip Technology UPD360 Datasheet HTML 138Page - Microchip Technology UPD360 Datasheet HTML 139Page - Microchip Technology UPD360 Datasheet HTML 140Page - Microchip Technology UPD360 Datasheet HTML 141Page - Microchip Technology UPD360 Datasheet HTML 142Page - Microchip Technology UPD360 Datasheet HTML 143Page - Microchip Technology UPD360 Datasheet HTML 144Page - Microchip Technology UPD360 Datasheet HTML 145Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 141 / 221 page
background image
 2016-2017 Microchip Technology Inc.
DS00002084C-page 141
UPD360
11.4.2
PD MAC RX REGISTERS
The following sub-sections describe the various registers associated with the PD MAC RX logic.
11.4.2.1
RX Control Register A (RX_CTL_A)
Address:
1A40h
Size:
8 bits
Bits
Description
Type
Default
7:6
RESERVED
RO
-
5
EN_LOOPBACK
Enable loopback. This bit allows the MAC to receive its own transmission.
Note:
Loopback happens at the pin where TX and RX are connected
together.
R/W
0b
4
EN_RCV
Enable Receiver. Software should set this bit when it is done configuring the
receiver. Setting this bit will enable the receiver to start normal operation.
If this bit is set while receive activity is in progress it will take effect after cur-
rent receive activity is over. If this bit is cleared while a receive is being pro-
cessed it will take effect after current receive is finished.
This bit will be automatically cleared by hardware upon reception of Hard
Reset or a Cable Reset to prevent normal packet reception.
After POR or SW_RESET, Hard and Cable Reset reception is disabled until
EN_RCV is set. Thereafter, clearing of EN_RCV (by software or hardware)
has no impact to reception of Hard or Cable Reset, i.e., hardware will process
Hard or Cable Reset even with EN_RCV cleared.
If software wishes to re-initialize receive timing parameters after EN_RCV has
been set once it must first reset the UPD_MAC_v2 using SW_RESET.
This bit is not reset by assertion of PD_RESET.
R/W
0b
3
RST_RECEIVER
Setting this bit will reset the receiver Queue. Software should set this bit if
receiver hardware may be out of sync with software. Hardware latches this bit
so it must be cleared by software to resume receiver operation. Receiver
hardware is also reset when PD_RESET bit in RESET_CTL register is set.
R/W
0b



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com