VSC7511 datasheet(38/324 Pages) MICROSEMI

38 / 324 page

Functional Descriptions

VMDS-10488 VSC7511 Datasheet Revision 4.2

After the last next page is received, the auto-negotiation state machine enters the IDLE_DETECT state

and the PCS1G_ANEG_STATUS.PR bit is set indicating that ability information exchange (base page

and possible next pages) is finished and software can now resolve priority. Appropriate actions, such as

Rx or Tx reset, or auto-negotiation restart, can then be taken, based on the negotiated abilities. The

LINK_OK state is reached one link timer period later.

When the auto-negotiation process reaches the LINK_OK state,

PCS1G_ANEG_STATUS.ANEG_COMPLETE is asserted.

3.2.2.2

Link Surveillance

The current link status can be observed through PCS1G_LINK_STATUS.LINK_STATUS. The

LINK_STATUS is defined as either the PCS synchronization state or as bit 15 of

PCS1G_ANEG_STATUS.LP_ADV_ABILTY, which carries information about the link status of the

attached PHY in SGMII mode.

Link down is defined as the auto-negotiation state machine being in neither the AN_DISABLE_LINK_OK

state nor the LINK_OK state for one link timer period. If a link down event occurs,

PCS1G_STICKY.LINK_DOWN_STICKY is set, and PCS1G_LINK_DOWN_CNT is incremented. In

SGMII mode, the link timer period is 1.6 ms; in SerDes mode, the link timer period is 10 ms.

The PCS synchronization state can be observed through PCS1G_LINK_STATUS.SYNC_STATUS.

Synchronization is lost when the PCS is not able to recover and decode data received from the attached

serial link.

3.2.2.3

Signal Detect

The PCS can be enabled to react to loss of signal through signal detect (PCS1G_SD_CFG.SD_ENA). At

loss of signal, the PCS Rx state machine is restarted, and frame reception stops. If signal detect is

disabled, no action is taken upon loss of signal. The polarity of signal detect is configurable in

PCS1G_SD_CFG.SD_POL.

The source of signal detect is selected in PCS1G_SD_CFG.SD_SEL to either the SerDes PMA or the

PMD receiver. If the SerDes PMA is used as source, the SerDes macro provides the signal detect. If the

PMD receiver is used as source, signal detect is sampled externally through one of the GPIO pins on the

device. For more information about the configuration of the GPIOs and signal detect, see SI Boot

Controller, page 191.

PCS1G_LINK_STATUS.SIGNAL_DETECT contains the current value of the signal detect input.

3.2.2.4

Tx Loopback

For debug purposes, the Tx data path in the PCS can be looped back into the Rx data path. This feature

is enabled through PCS1G_LB_CFG.TBI_HOST_LB_ENA.

3.2.2.5

Test Patterns

The following table lists the registers associated with configuring test patterns.

PCS1G_TSTPAT_MODE_CFG.JTP_SEL overwrites normal operation of the PCS and enables

generation of jitter test patterns for debugging. The jitter test patterns are defined in IEEE 802.3, Annex

36A, and the following patterns are supported.

•

High frequency test pattern

•

Low frequency test pattern

•

Mixed frequency test pattern

•

Continuous random test pattern with long frames

•

Continuous random test pattern with short frames

Table 11 •

Test Pattern Registers

Registers

Description

Replication

PCS1G_TSTPAT_MODE_CFG

Test pattern configuration

Per PSC

PCS1G_TSTPAT_MODE_STATUS Test pattern status

Per PCS

VSC7511 датащи(PDF) 38 Page - Microsemi Corporation

VSC7511 датащи(HTML) 38 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL