 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
AD9929BBCZ датащи(PDF) 26 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9929BBCZ датащи(HTML) 26 Page - Analog Devices |
|
|
26 / 64 page  AD9929 Rev. A | Page 26 of 64 P[0] PIXEL PERIOD RG H1 RGf[12] P[48] = P[0] Hf[24] SHP[20] CCD SIGNAL P[24] P[12] P[36] Hr[0] RGr[0] SHD[40] POSITION NOTES 1. ALL SIGNAL EDGES ARE FULLY PROGRAMMABLE TO ANY OF THE 48 POSITIONS WITHIN ONE PIXEL PERIOD. 2. DEFAULT POSITIONS FOR EACH SIGNAL ARE SHOWN. CDS (INTERNAL) tS1 Figure 17. High Speed Clock Default and Programmable Locations FIXED CROSSOVER VOLTAGE H1 H2 tPD tRISE tPD < tRISE H2 H1 Figure 18. H-Clock Inverse Phase Relationship NOTES 1. DCLK1 PHASE IS ADJUSTED BY SETTING THE DCLKPHASE REGISTER (ADDRESS 0x02) 2. DOUT PHASE CAN BE ADJUSTED BY SETTING THE DOUTPHASE REGISTER (ADDRESS 0x02) P[0] P[48] = P[0] PIXEL PERIOD P[12] P[24] P[36] DOUT DCLK1 tOD Figure 19. Digital Output Phase Adjustment DIGITAL DATA OUTPUTS The AD9929 DOUT[11:0] and DCLK phases are independently programmable using the DOUTPHASE register (Address 0x02) and DCLKPHASE register (Address 0x02). Refer to Figure 19. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
