AD9670EBZ datasheet(37/48 Pages) AD

37 / 48 page

Data Sheet

AD9674

Rev. A | Page 36 of 47

SERIAL PORT INTERFACE (SPI)

The AD9674 SPI allows the user to configure the signal chain for

specific functions or operations through the structured register

space provided inside the chip. The SPI offers the user added

flexibility and customization, depending on the application.

Addresses are accessed via the serial port and can be written to

or read from via the port. Memory is organized into bytes that

can be further divided into fields, as documented in the Memory

Map section. For detailed operational information, see the AN-877

Application Note, Interfacing to High Speed ADCs via SPI.

The SCLK, SDIO, and CSB pins define the SPI (see Table 22). The

SCLK (serial clock) pin synchronizes the read and write data

presented to the device. The SDIO pin is a dual-purpose pin that

allows data to be sent to and read from the internal memory map

registers of the device. The CSB pin is an active low control that

enables or disables the read and write cycles.

Table 22. Serial Port Pins

Function

SCLK

Serial clock. Serial shift clock input. SCLK is used to

synchronize serial interface reads and writes.

SDIO

Serial data input/output. Dual-purpose pin that

typically serves as an input or an output, depending

on the instruction sent and the relative position in

the timing frame.

CSB

Chip select bar (active low). This control gates the

read and write cycles.

The falling edge of CSB, in conjunction with the rising edge of

SCLK, determines the start of the framing sequence. During the

instruction phase, a 16-bit instruction is transmitted, followed

by one or more data bytes, which is determined by the W0 and

W1 bit fields. An example of the serial timing and definitions are

shown in Figure 54 and Table 23.

During normal operation, CSB signals to the AD9674 that SPI

commands must be received and processed. When CSB is

brought low, the device processes SCLK and SDIO to execute

instructions. Normally, CSB remains low until the communication

cycle is complete. However, if connected to a slow device, CSB

can be brought high between bytes, allowing older microcontrollers

enough time to transfer data into shift registers. CSB can be

stalled when transferring one, two, or three bytes of data. When

W0 and W1 are set to 11, the device enters streaming mode and

continues to process data, either reading or writing, until CSB is

taken high to end the communication cycle. This mode allows

complete memory transfers without the need for additional

instructions. Regardless of the mode, if CSB is taken high in the

middle of a byte transfer, the SPI state machine is reset, and the

device waits for a new instruction.

The SPI port can be configured to operate in different manners.

CSB can also be tied low to enable 2-wire mode. When CSB is

tied low, SCLK and SDIO are the only pins required for

communication.

Although the device is synchronized during power-up, caution

must be exercised when using 2-wire mode to ensure that the serial

port remains synchronized with the CSB line. When operating

in 2-wire mode, it is recommended that a 1-, 2-, or 3-byte transfer

be used exclusively. Without an active CSB line, streaming

mode can be entered but not exited.

In addition to word length, the instruction phase determines

whether the serial frame is a read or write operation, allowing

the serial port to be used both to program the chip and to read

the contents of the on-chip memory. If the instruction is a read-

back operation, performing a readback causes the SDIO pin to

change direction from an input to an output at the appropriate

point in the serial frame.

Data can be sent in MSB first mode or LSB first mode. MSB

first mode is the default at power-up and can be changed by

adjusting the configuration register (Address 0x00). For more

information about this and other features, see the AN-877

Application Note, Interfacing to High Speed ADCs via SPI.

HARDWARE INTERFACE

The pins described in Table 22 constitute the physical interface

between the programming device and the serial port of the

AD9674. The SCLK and CSB pins function as inputs when

using the SPI. The SDIO pin is bidirectional, functioning as an

input during write phases and as an output during readback.

If multiple SDIO pins share a common connection, ensure that

proper VOH levels are met. Figure 53 shows the number of SDIO

pins that can be connected together and the resulting VOH levels,

assuming the same load for each AD9674.

NUMBER OF SDIO PINS CONNECTED TOGETHER

1.715

1.720

1.725

1.730

1.735

1.740

1.745

1.750

1.755

1.760

1.765

1.770

1.775

1.780

1.785

1.790

1.795

1.800

100

Figure 53. SDIO Pin Loading

This interface is flexible enough to be controlled either by

serial programmable read-only memories (PROMs) or by PIC

microcontrollers, which provide the user with an alternative to a

full SPI controller for programming the device (see the AN-812

Application Note, Microcontroller-Based Serial Port Interface (SPI®)

Boot Circuit).

AD9670EBZ датащи(PDF) 37 Page - Analog Devices

AD9670EBZ датащи(HTML) 37 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

датащи скачать

ссылки URL