MPC7450EC datasheet(6/52 Pages) MOTOROLA

6 / 52 page

MPC7450 RISC Microprocessor Hardware Speciﬁcations

MOTOROLA

Features

— Supports parity on cache and tags

— Conﬁgurable core-to-L3 frequency divisors

— 64-bit external L3 data bus sustains 64 bits per L3 clock cycle

•

Separate memory management units (MMUs) for instructions and data

— 52-bit virtual address; 32- or 36-bit physical address

— Address translation for 4-Kbyte pages, variable-sized blocks, and 256-Mbyte segments

— Memory programmable as write-back/write-through, caching-inhibited/caching-allowed, and

memory coherency enforced/memory coherency not enforced on a page or block basis

— Separate IBATs and DBATs (four each) also deﬁned as SPRs

— Separate instruction and data translation lookaside buffers (TLBs)

– Both TLBs are 128-entry, two-way set associative, and use LRU replacement algorithm

– TLBs are hardware- or software-reloadable (that is, on a TLB miss a page table search is

performed in hardware or by system software)

•

Efﬁcient data ﬂow

— Although the VR/LSU interface is 128 bits, the L1/L2/L3 bus interface allows up to 256 bits.

— The L1 data cache is fully pipelined to provide 128 bits/cycle to or from the VRs

— L2 cache is fully pipelined to provide 256 bits per processor clock cycle to the L1 cache.

— As many as 8 outstanding, out-of-order, cache misses are allowed between the L1 data cache

and L2/L3 bus.

— As many as 16 out-of-order transactions can be present on the MPX bus

— Store merging for multiple store misses to the same line. Only coherency action taken

(address-only) for store misses merged to all 32 bytes of a cache block (no data tenure

needed).

— Three-entry ﬁnished store queue and ﬁve-entry completed store queue between the LSU and

the L1 data cache

— Separate additional queues for efﬁcient buffering of outbound data (such as cast outs and write

through stores) from the L1 data cache and L2 cache

•

Multiprocessing support features include the following:

— Hardware-enforced, MESI cache coherency protocols for data cache

— Load/store with reservation instruction pair for atomic memory references, semaphores, and

other multiprocessor operations

•

Power and thermal management

— 1.6-V processor core (1.8-V processor core still supported)

— The following three power-saving modes are available to the system:

– Nap—Instruction fetching is halted. Only those clocks for the thermal assist unit (TAU),

time base, decrementer, and JTAG logic remain running. The part goes into the doze state

to snoop memory operations on the bus and then back to nap using a QREQ/QACK

processor-system handshake protocol.

– Sleep—Power consumption is further reduced by disabling bus snooping, leaving only the

PLL in a locked and running state. All internal functional units are disabled.

– Deep sleep—When the part is in the sleep state, the system can disable the PLL resulting.

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

IVE

D B

Y F

INC

MPC7450EC датащи(PDF) 6 Page - Motorola, Inc

MPC7450EC датащи(HTML) 6 Page - Motorola, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

датащи скачать

ссылки URL