WM8232 datasheet(40/141 Pages) CIRRUS

номер детали	WM8232

подробное описание детали	105MSPS 3-Channel AFE with Sensor

PDF	141 Pages

Scroll/Zoom	100%

производитель	CIRRUS [Cirrus Logic]

домашняя страница	http://www.cirrus.com

Logo

40 / 141 page

WM8232

Rev 4.6

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

1111 = always high

R12 (0Ch)

3:0

FLAG_S4[3:0]

0000

output dataflag as S4

(valid only LVDS mode)

0000 = always low, 0001 = start flag

0010 = reserved, 0011 = reserved, 0100 = reserved

0101 = channel ID[0], 0110 = channel ID[1],

0111 = reserved, 1000 = reserved

1001 = reserved, 1010 = reserved, 1011 = reserved,

1100 = reserved, 1101 = reserved, 1110 = reserved

1111 = always high

TG MASK TIMING

The WM8232 has a TG clock mask function. M1, M2 and M3 pulses specify the mask period; T1 and

T2 pulses are used for changing the signal polarity during the mask period. C_CK1 and C_CK2 are

applied to the M pulse only; they cannot be applied to the T pulse. C_CK3 and C_CK4 are applied to

M1 and T1; C_CK5 and C_CK6 are applied to M2 and T2. The mask timing is synchronized with

TGCKO rise edge.

N-1

CKGO3

(Internal)

VSMP

TGCK

pixcnt

TGCKO

N+1

M-2

N+2

M+1

C_CK3

M+2

M+3

M-1

N+3

M2@TGCK

rise@count N

High@TP2

CKGO3 + M2

T2@TGCK

Low@TP1

TP1

TP2

M-1

fall@count M-1

TP1

TP2

Figure 25 TG Mask Timing

TG CLOCK

APPLIED

“M” PULSE

APPLIED

“T” PULSE

C_CK1

C_CK2

none

C_CK3

C_CK4

C_CK5

C_CK6

WM8232 датащи(PDF) 40 Page - Cirrus Logic

WM8232 датащи(HTML) 40 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL