поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SPC56EL70L3 датащи(PDF) 17 Page - STMicroelectronics

номер детали SPC56EL70L3
подробное описание детали  4 KB instruction cache with error detection code
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPC56EL70L3 датащи(HTML) 17 Page - STMicroelectronics

Back Button SPC56EL70L3 Datasheet HTML 13Page - STMicroelectronics SPC56EL70L3 Datasheet HTML 14Page - STMicroelectronics SPC56EL70L3 Datasheet HTML 15Page - STMicroelectronics SPC56EL70L3 Datasheet HTML 16Page - STMicroelectronics SPC56EL70L3 Datasheet HTML 17Page - STMicroelectronics SPC56EL70L3 Datasheet HTML 18Page - STMicroelectronics SPC56EL70L3 Datasheet HTML 19Page - STMicroelectronics SPC56EL70L3 Datasheet HTML 20Page - STMicroelectronics SPC56EL70L3 Datasheet HTML 21Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 128 page
background image
DocID023953 Rev 5
17/128
SPC56EL70L3, SPC56EL70L5,PC564L70L3, SPC564L70L5
Introduction
127
1.5.11
Peripheral bridge (PBRIDGE)
The PBRIDGE implements the following features:
Duplicated periphery
Master access right per peripheral (per master: read access enable; write access
enable)
Checker applied on PBRIDGE output toward periphery
Byte endianess swap capability
1.5.12
Interrupt controller (INTC)
The INTC provides priority-based preemptive scheduling of interrupt requests, suitable for
statically scheduled hard real-time systems.
For high-priority interrupt requests, the time from the assertion of the interrupt request from
the peripheral to when the processor is executing the interrupt service routine (ISR) has
been minimized. The INTC provides a unique vector for each interrupt request source for
quick determination of which ISR needs to be executed. It also provides an ample number
of priorities so that lower priority ISRs do not delay the execution of higher priority ISRs. To
allow the appropriate priorities for each source of interrupt request, the priority of each
interrupt request is software configurable.
The INTC supports the priority ceiling protocol for coherent accesses. By providing a
modifiable priority mask, the priority can be raised temporarily so that all tasks which share
the resource can not preempt each other.
The INTC provides the following features:
Duplicated periphery
Unique 9-bit vector per interrupt source
16 priority levels with fixed hardware arbitration within priority levels for each interrupt
source
Priority elevation for shared resource
The INTC is replicated for each processor.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com