поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

DP83848JSQ/NOPB датащи(PDF) 52 Page - Texas Instruments

Click here to check the latest version.
номер детали DP83848JSQ/NOPB
подробное описание детали  MII Serial Management Interface
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI1 [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI1 - Texas Instruments

DP83848JSQ/NOPB датащи(HTML) 52 Page - Texas Instruments

Back Button DP83848JSQ/NOPB Datasheet HTML 48Page - Texas Instruments DP83848JSQ/NOPB Datasheet HTML 49Page - Texas Instruments DP83848JSQ/NOPB Datasheet HTML 50Page - Texas Instruments DP83848JSQ/NOPB Datasheet HTML 51Page - Texas Instruments DP83848JSQ/NOPB Datasheet HTML 52Page - Texas Instruments DP83848JSQ/NOPB Datasheet HTML 53Page - Texas Instruments DP83848JSQ/NOPB Datasheet HTML 54Page - Texas Instruments DP83848JSQ/NOPB Datasheet HTML 55Page - Texas Instruments DP83848JSQ/NOPB Datasheet HTML 56Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 84 page
background image
DP83848H, DP83848J, DP83848K, DP83848M, DP83848T
SNLS250E – MAY 2008 – REVISED APRIL 2015
www.ti.com
Table 6-9. Basic Mode Control Register (BMCR), address 0x00 (continued)
Bit
Bit Name
Default
Description
7
Collision Test
0, RW
Collision Test:
1 = Collision test enabled.
0 = Normal operation.
When set, this bit will cause the COL signal to be asserted in response to the assertion of
TX_EN within 512-bit times. The COL signal will be deasserted within 4-bit times in response to
the deassertion of TX_EN.
6:0
RESERVED
0, RO
RESERVED: Write ignored, read as 0.
6.6.1.1.2 Basic Mode Status Register (BMSR)
Table 6-10. Basic Mode Status Register (BMSR), address 0x01
Bit
Bit Name
Default
Description
15
100BASE-T4
0, RO/P
100BASE-T4 Capable:
0 = Device not able to perform 100BASE-T4 mode.
14
100BASE-TX Full
1, RO/P
100BASE-TX Full Duplex Capable:
Duplex
1 = Device able to perform 100BASE-TX in full duplex mode.
13
100BASE-TX Half
1, RO/P
100BASE-TX Half Duplex Capable:
Duplex
1 = Device able to perform 100BASE-TX in half duplex mode.
12
10BASE-T Full
1, RO/P
10BASE-T Full Duplex Capable:
Duplex
1 = Device able to perform 10BASE-T in full duplex mode.
11
10BASE-T Half
1, RO/P
10BASE-T Half Duplex Capable:
Duplex
1 = Device able to perform 10BASE-T in half duplex mode.
10:7
RESERVED
0, RO
RESERVED: Write as 0, read as 0.
6
MF Preamble
1, RO/P
Preamble suppression Capable:
Suppression
1 = Device able to perform management transaction with preamble suppressed, 32-bits of
preamble needed only once after reset, invalid opcode or invalid turnaround.
0 = Normal management operation.
5
Auto-Negotiation
0, RO
Auto-Negotiation Complete:
Complete
1 = Auto-Negotiation process complete.
0 = Auto-Negotiation process not complete.
4
Remote Fault
0, RO/LH
Remote Fault:
1 = Remote Fault condition detected (cleared on read or by reset). Fault criteria: Notification from
Link Partner of Remote Fault.
0 = No remote fault condition detected.
3
Auto-Negotiation
1, RO/P
Auto Negotiation Ability:
Ability
1 = Device is able to perform Auto-Negotiation.
0 = Device is not able to perform Auto-Negotiation.
2
Link Status
0, RO/LL
Link Status:
1 = Valid link established (for either 10 or 100 Mb/s operation).
0 = Link not established.
The criteria for link validity is implementation specific. The occurrence of a link failure condition
will causes the Link Status bit to clear. Once cleared, this bit may only be set by establishing a
good link condition and a read through the management interface.
1
Jabber Detect
0, RO/LH
Jabber Detect: This bit only has meaning in 10 Mb/s mode.
1 = Jabber condition detected.
0 = No Jabber.
This bit is implemented with a latching function, such that the occurrence of a jabber condition
causes it to set until it is cleared by a read to this register by the management interface or by a
reset.
0
Extended
1, RO/P
Extended Capability:
Capability
1 = Extended register capabilities.
0 = Basic register set capabilities only.
52
Detailed Description
Copyright © 2008–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: DP83848H DP83848J DP83848K DP83848M DP83848T



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com