поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

UCS2112 датащи(PDF) 42 Page - Microchip Technology

номер детали UCS2112
подробное описание детали  USB Dual-Port Power Switch and Current Monitor
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROCHIP [Microchip Technology]
домашняя страница  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

UCS2112 датащи(HTML) 42 Page - Microchip Technology

Back Button UCS2112 Datasheet HTML 38Page - Microchip Technology UCS2112 Datasheet HTML 39Page - Microchip Technology UCS2112 Datasheet HTML 40Page - Microchip Technology UCS2112 Datasheet HTML 41Page - Microchip Technology UCS2112 Datasheet HTML 42Page - Microchip Technology UCS2112 Datasheet HTML 43Page - Microchip Technology UCS2112 Datasheet HTML 44Page - Microchip Technology UCS2112 Datasheet HTML 45Page - Microchip Technology UCS2112 Datasheet HTML 46Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 64 page
background image
UCS2112
DS20005424B-page 42
 2015 Microchip Technology Inc.
REGISTER 9-4:
INTERRUPT STATUS 2 REGISTER (ADDRESS 04H)
R/W-0
R/C-0
R-0
R/C-0
R/C-0
U-0
R/C-0
R/C-0
ERR2
DISCH_ERR2
VS_LOW
KEEP_OUT2
TREG
BACK_V2
OV_LIM2
bit 7
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit
C = Clear on Read
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 7
ERR2:
Error Port 2 - Indicates that an error was detected on the VBUS1 pin and the device has entered
the Error state. Writing this bit to a ‘0’ will clear the Error state and allows the device to be returned to
the Active state. When written to ‘0’, all error conditions are checked. If all error conditions have been
removed, the UCS2112 returns to the Active state. This bit is set automatically by the UCS2112 when
the Error state is entered. If any other bit is set in the Interrupt Status register (04h), the device will not
leave the Error state. This bit is cleared automatically by the UCS2112 if the auto-recovery fault handling
functionality is active and no error conditions are detected. Likewise, this bit is cleared when the
PWR_EN2 control is disabled (Note 1).
1
= Port 2 in Error State.
0
= Port 2 in Active State (no errors detected).
bit 6
DISCH_ERR2:
Discharge Error Port 2 - indicates the device was unable to discharge Port2. This bit will
be cleared when read if the error condition has been removed or if the ERR bit is cleared. This bit will
cause the ALERT#2 pin to be asserted and the device to enter the Error state.
1
= Device was unable to Discharge VBUS2.
0
= No VBUS2 discharge error.
bit 5
VS_LOW:
Indicates that the VS voltage has fallen below the VS_UVLO threshold and both VBUS1 and
VBUS2 port power switches are held off. This bit is cleared automatically when the VS voltage is above
the VS_UVLO threshold.
1
=VS voltage has fallen below the VS_UVLO.
0
=VS voltage is above VS_UVLO.
bit 4
KEEP_OUT2:
Port 2 Minimum Keep-out region - Indicates that the V-I output on the VBUS2 pin has
dropped below VBUS_MIN. This bit will be cleared when read if the error condition has been removed or
if the ERR2 bit is cleared. This bit will cause the ALERT#2 pin to be asserted and the device to enter the
Error state.
1
=VBUS2 < VBUS_MIN
0
=VBUS2 > VBUS_MIN
bit 3
TREG:
Thermal Regulation - Indicates that the internal temperature has exceeded TREG and that the
current limit has been reduced. This bit is cleared when read and will not cause the ALERT#1 and
ALERT#2 pins to be asserted unless the ALERT_LINK bit is set.
1
= Internal temperature > TREG
0
= Internal temperature < TREG
bit 2
Unimplemented:
Read as '0'
bit 1
BACK_V2:
Back-Bias Voltage Port 2 - Indicates that the VBUS2 voltage has exceeded the VS or VDD
voltages by more than 150 mV. This bit will be cleared when read if the error condition has been removed
or if the ERR2 bit is cleared. This bit will cause the ALERT#2 pin to be asserted and the device to enter
the Error state.
1
=VBUS2 > VS, or VBUS2 > VDD by more than 150 mV.
0
=VBUS2 voltage has not exceeded the VS and VDD voltages by more than 150 mV.
bit 0
OV_LIM2:
Overcurrent Limit Port 2 - Indicates that the IBUS current has exceeded both the ILIM threshold
and the IBUS_R2MIN threshold settings for VBUS2. This bit will be cleared when read if the error condition
has been removed or if the ERR2 bit is cleared. This bit will cause the ALERT#2 pin to be asserted and
the device to enter the Error state.
1
= Current Limit for Port 2 exceeded
0
= Current Limit for Port 2 not exceeded.
Note
1:
Note that the ERR2 bit does not necessarily reflect the ALERT#2 pin status. The ALERT#2 pin may be cleared or
asserted without the ERR2 bit changing states.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com