AS3543-ECTP datasheet(52/92 Pages) AMSCO

52 / 92 page

www.austriamicrosystems.com

Revision 1.11

51 - 91

AS3543 3v2

Data Sheet - D e t a i l e d D e s c r i p t i o n - S Y S T E M F u n c t i o n s

XRES Pin

Can drive CLK32K, CLKINT1 or the PWM signal as auxiliary function. The output can be configured to operate in push/

pull (2 different driver strengths) open-drain mode or to be trie-state.

The XRES signal can be delayed by using a capacitor on PWGD pin. Please refer to chapter XRES delay with PWGD

pin on page 44.

Q24M Pin

Can drive CLKINT1, CLKINT2 or the PWM signal as auxiliary function. The output can be configured to operate in

push/pull (3 different driver strengths) or to be trie-state. It can be used as an input for a heartbeat or external dimming

signal.

Q32K Pin

Can drive CLKINT1, CLKINT2 or the PWM signal as auxiliary function. The output can be configured to operate in

push/pull (3 different driver strengths) or to be trie-state. It can be used as an input for a heartbeat or external dimming

signal.

XIRQ Pin

Can drive CLKINT1, CLKINT2 signal as auxiliary function. The output can be configured to operate in push/pull (2 dif-

ferent driver strengths) open-drain mode or to be trie-state. The interrupt signal polarity can be defined as active-low or

active-high.

SDO Pin

Can drive CLK24M, CLKINT1 or the PWM signal as auxiliary function. The output can be configured to operate in

push/pull (3 different driver strengths) or to be trie-state.

10.7.4 Register Description

10.8

12-24MHz Oscillator

10.8.1 General

This oscillator can be used to generate a system clock for e.g. a microprocessor if needed. It is not needed for any

other AFE function. As the oscillator is default ON, it has to be disabled if not needed.

10.8.2 Register Description

Table 40. GPIO Related Register

Name

Base

Offset

Description

Out_Cntr1

2-wire serial

1A-1h

Control of PWGD and XRES signal and drive

Out_Cntr2

2-wire serial

1A-2h

Control of Q32K signal and drive

Out_Cntr3

2-wire serial

1A-3h

Control of XIRQ signal, polarity and drive

In_Cntr

2-wire serial

1A-4h

Selection of HBT and DCDC 15 dimming input pin

Clk_Cntr

2-wire serial

1A-5h

Selection of clock source or drive level for GPIO pins

PWM_Cntr

2-wire serial

1A-6h

PWM duty cycle and polarity settings

PMU_Enable

2-wire serial

1Ch

Enables writings to extended registers 1Ah-1 to 1Ah-6

Table 41. 12-24MHz Oscillator Related Register

Name

Base

Offset

Description

Clk_Cntr

2-wire serial

1A-5h

Enable/disable oscillator and clock divider settings

PMU_Enable

2-wire serial

1Ch

Enables writings to extended registers A1Ah-5

AS3543-ECTP датащи(PDF) 52 Page - ams AG

AS3543-ECTP датащи(HTML) 52 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

датащи скачать

ссылки URL