поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AS3543-ECTP датащи(PDF) 80 Page - ams AG

номер детали AS3543-ECTP
подробное описание детали  High End Stereo Audio Codec wi th System PMU
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AMSCO [ams AG]
домашняя страница  http://www.ams.com
Logo AMSCO - ams AG

AS3543-ECTP датащи(HTML) 80 Page - ams AG

Back Button AS3543-ECTP Datasheet HTML 76Page - ams AG AS3543-ECTP Datasheet HTML 77Page - ams AG AS3543-ECTP Datasheet HTML 78Page - ams AG AS3543-ECTP Datasheet HTML 79Page - ams AG AS3543-ECTP Datasheet HTML 80Page - ams AG AS3543-ECTP Datasheet HTML 81Page - ams AG AS3543-ECTP Datasheet HTML 82Page - ams AG AS3543-ECTP Datasheet HTML 83Page - ams AG AS3543-ECTP Datasheet HTML 84Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 80 / 92 page
background image
www.austriamicrosystems.com
Revision 1.11
79 - 91
AS3543 3v2
Data Sheet - R e g i s t e r D e f i n i t i o n
Table 82. First Interrupt Register
Name
Base
Default
IRQENRD_0
2-wire serial
00h
Offset: 23h
First Interrupt Register
Please be aware that writing to this register will enable/disable the
corresponding interrupts, while reading gets the actual interrupt status and
will clear the register at the same time. It is not possible to read back the
interrupt enable/disable settings. This register is reset at a AVDD27-POR.
Bit
Bit Name
Default
Access
Bit Description
7
CVDD1_SD
0
W
Invokes shut-down of AFE when a –10% under-voltage spike
at CVDD1 occurs
0: disable
1: enable
CVDD1_under
x
R
This bit is set when a –5% under-voltage at CVDD1 occurs
6
CVDD1_IRQ
0
W
Enables interrupt for over-voltage/under-voltage supervision of
CVDD1
0: disable
1: enable
CVDD1_over
x
R
This bit is set when a +8% over-voltage at CVDD1 occurs
5:4
-
00
n/a
3
PVDD2_SD
0
W
Invokes shut-down of AFE when a –10% under-voltage spike
at PVDD2 occurs
0: disable
1: enable
PVDD2_under
x
R
This bit is set when a –5% under-voltage at PVDD2 occurs
2
PVDD2_IRQ
0
W
Enables interrupt for over-voltage/under-voltage supervision of
PVDD2
0: disable
1: enable
PVDD2_over
x
R
This bit is set when a +5% over-voltage at PVDD2 occurs
1
PVDD1_SD
0
W
Invokes shut-down of AFE when a –10% under-voltage spike
at PVDD1 occurs
0: disable
1: enable
PVDD1_under
x
R
This bit is set when a –5% under-voltage at PVDD1 occurs
0
PVDD1_IRQ
0
W
Enables interrupt for over-voltage/under-voltage supervision of
PVDD1
0: disable
1: enable
PVDD1_over
x
R
This bit is set when a +5% over-voltage at PVDD1 occurs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com