AS3543-ECTP datasheet(51/92 Pages) AMSCO

51 / 92 page

www.austriamicrosystems.com

Revision 1.11

50 - 91

AS3543 3v2

Data Sheet - D e t a i l e d D e s c r i p t i o n - S Y S T E M F u n c t i o n s

10.6.4 Register Description

10.7

GPIO Pins

10.7.1 General

PWGD, XRES, Q24M, Q32K, SDO, XIRQ are so called GPIO (general purpose inputs/outputs) as they can feature

auxiliary functionality.

If the main pin function is not needed all pins can provide internal clocks or can drive a static HIGH or LOW. Four differ-

ent clock lines (CLKINT1, CLKINT2, CLK24M, CLK32K) can be selected. Each of these clock lines can drive different

frequencies which can be set by register options. In addition some pins can provide a PWM signal. The duty cycle of

the PWM output can also be set in the registers.

PWGD, XRES and XIRQ can be configured also as open drain outputs. For all pins the driver strength of the push/pull

output mode can be selected.

PWGD, Q24M, Q32K can also be used as inputs for a heartbeat signal or an external dimming signal for the DCDC15

booster.

10.7.2 Internal Source Signals

CLKINT1 Signal

This is an internal signal line which can drive pre defined frequencies of 125Hz, 1kHz, 667kHz or 2MHz. This signal

line can be selected as source for the XRES, Q24M, Q32K, XIRQ and SDO GPIO output pins.

CLKINT2 Signal

This is an internal signal line which can drive the PLL clock, the clock for the logarithmic dimming of DCDC15 or can

be set to static HIGH/LOW. This signal line can be selected as source for the PWGD, Q24M, Q32K and XIRQ output

pins.

CLK24M Signal

This is an internal signal line which is driving the 12-24MHz oscillator output clock per default, but can be set to drive

this clock divided by 2 or 4. The forth option is to deactivate the 12-24MHz oscillator.

CLK32K Signal

This is an internal signal line which is driving the 32kHz oscillator output clock per default, but can be set to drive also

a 1Hz signal as well as a a static HIGH/LOW.

PWM Signal

The duty cycle of the PWM signal can be set in 128 steps plus an option to invert the signal. It ca be used as source for

all GPIO outputs other than XIRQ.

10.7.3 Pin Functions

PWGD Pin

Can drive CLK24M, CLKINT2 or the PWM signal as auxiliary function. The output can be configured to operate in

push/pull (2 different driver strength) open-drain mode or to be trie-state. It can be used as an input for a heartbeat,

external dimming signal or as additional source for the 10-bit general purpose ADC.

Using a capacitor on this pin will delay the XRES signal. Please refer to chapter XRES delay with PWGD pin on page

44. When usig the pin as an ADC input the voltage to be measurted has to be higher than 1V, the XRES delay function-

ality is than no longer avilable.

Table 39. ADC10 Related Register

Name

Base

Offset

Description

PMU_Enable

2-wire serial

1Ch

Extended ADC source selection

IRQENRD_4

2-wire serial

27h

Interrupt settings for end of conversion interrupt

ADC10_0

2-wire serial

2Eh

ADC source selection, ADC result<9:8>

ADC10_1

2 wire serial

2Fh

ADC result <7:0>

AS3543-ECTP датащи(PDF) 51 Page - ams AG

AS3543-ECTP датащи(HTML) 51 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

датащи скачать

ссылки URL