поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AS3543-ECTP датащи(PDF) 69 Page - ams AG

номер детали AS3543-ECTP
подробное описание детали  High End Stereo Audio Codec wi th System PMU
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AMSCO [ams AG]
домашняя страница  http://www.ams.com
Logo AMSCO - ams AG

AS3543-ECTP датащи(HTML) 69 Page - ams AG

Back Button AS3543-ECTP Datasheet HTML 65Page - ams AG AS3543-ECTP Datasheet HTML 66Page - ams AG AS3543-ECTP Datasheet HTML 67Page - ams AG AS3543-ECTP Datasheet HTML 68Page - ams AG AS3543-ECTP Datasheet HTML 69Page - ams AG AS3543-ECTP Datasheet HTML 70Page - ams AG AS3543-ECTP Datasheet HTML 71Page - ams AG AS3543-ECTP Datasheet HTML 72Page - ams AG AS3543-ECTP Datasheet HTML 73Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 92 page
background image
www.austriamicrosystems.com
Revision 1.11
68 - 91
AS3543 3v2
Data Sheet - R e g i s t e r D e f i n i t i o n
Table 63. PVDD2 Register
Name
Base
Default
PVDD2
2-wire serial
00h
Offset: 18h-2
PVDD2 Control Register
This is an extended register and needs to be enabled by writing 010b to Reg. 1Ch first.
This register is reset at a AVDD27-POR.
Bit
Bit Name
Default
Access
Bit Description
7
PVDD2_OFF
0
R/W
Switches off PVDD2 regulator
0: normal mode
1: PVDD1 switched off
6
ILIM_H_PVDD2
0
R/W
Selects the higher current limit for PVDD2
0: default mode, 100mA
1: 200mA mode
5
PRG_PVDD2
0
R/W
Selects the output voltage control mode for PVDD2
0: PVDD2 is in default mode controlled by pin VPRG2
1: PVDD2 is register controlled (Reg. 18-2h)
4:0
VSEL_PVDD2<4:0>
00000
R/W
Sets the LDO output voltage in register control mode (default
voltage of the regulator is selcted by pin VPRG2)
0x00-0x0F: 1.2V+VSEL*50mV ->(1.2V - 1.95V)
0x10-0x1F: 2.0V + (VSEL-0x10)*100mV -> (2.0V-3.5V)
Table 64. AVDD27 Register
Name
Base
Default
AVDD27
2-wire serial
00h
Offset: 18h-6
AVDD27 Control Register
This is an extended register and needs to be enabled by writing 110b to Reg. 1Ch first.
This register is reset at a AVDD27-POR.
Bit
Bit Name
Default
Access
Bit Description
7
-
0
n/a
6
ILIM_H_VDD27
0
R/W
Selects the higher current limit for AVDD27
0: default mode, 100mA
1: 200mA mode
5
PRG_AVDD27
0
R/W
Selects the output voltage control mode for AVDD27
0: AVDD27 is in default mode (2.7V)
1: AVDD27 is register controlled (Reg. 18-6h)
5
-
0
n/a
3:0
VSEL_AVDD27<3:0>
0000
R/W
Sets the LDO output voltage in register control mode (default
voltage of the regulator is 2.7V)
0x0-0x2: 2.3V
0x3-0xF: 2.0V + VSEL*100mV -> (2.3V-3.5V)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com