поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

18F8680 датащи(PDF) 70 Page - Microchip Technology

номер детали 18F8680
подробное описание детали  64/68/80-Pin High-Performance, 64-Kbyte Enhanced Flash Microcontrollers with ECAN Module
PDF  496 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROCHIP [Microchip Technology]
домашняя страница  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

18F8680 датащи(HTML) 70 Page - Microchip Technology

Back Button 18F8680 Datasheet HTML 66Page - Microchip Technology 18F8680 Datasheet HTML 67Page - Microchip Technology 18F8680 Datasheet HTML 68Page - Microchip Technology 18F8680 Datasheet HTML 69Page - Microchip Technology 18F8680 Datasheet HTML 70Page - Microchip Technology 18F8680 Datasheet HTML 71Page - Microchip Technology 18F8680 Datasheet HTML 72Page - Microchip Technology 18F8680 Datasheet HTML 73Page - Microchip Technology 18F8680 Datasheet HTML 74Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 70 / 496 page
background image
PIC18F6585/8585/6680/8680
DS30491C-page 68
 2004 Microchip Technology Inc.
STATUS
—N
OV
Z
DC
C
---x xxxx
37, 81
TMR0H
Timer0 Register High Byte
0000 0000
37, 157
TMR0L
Timer0 Register Low Byte
xxxx xxxx
37, 157
T0CON
TMR0ON
T08BIT
T0CS
T0SE
PSA
T0PS2
T0PS1
T0PS0
1111 1111
37, 155
OSCCON
LOCK
PLLEN
SCS1
SCS
---- 0000
27, 37
LVDCON
IRVST
LVDEN
LVDL3
LVDL2
LVDL1
LVDL0
--00 0101
37, 271
WDTCON
—SWDTE
---- ---0
37, 355
RCON
IPEN
—RI
TO
PD
POR
BOR
0--1 11qq
37, 82,
123
TMR1H
Timer1 Register High Byte
xxxx xxxx
37, 159
TMR1L
Timer1 Register Low Byte
xxxx xxxx
37, 159
T1CON
RD16
T1CKPS1
T1CKPS0
T1OSCEN
T1SYNC
TMR1CS
TMR1ON
0-00 0000
37, 159
TMR2
Timer2 Register
0000 0000
37, 162
PR2
Timer2 Period Register
1111 1111
37, 163
T2CON
T2OUTPS3
T2OUTPS2 T2OUTPS1 T2OUTPS0
TMR2ON
T2CKPS1
T2CKPS0
-000 0000
37, 162
SSPBUF
SSP Receive Buffer/Transmit Register
xxxx xxxx
37, 189
SSPADD
SSP Address Register in I2C Slave mode. SSP Baud Rate Reload Register in I2C Master mode.
0000 0000
37, 198
SSPSTAT
SMP
CKE
D/A
PS
R/W
UA
BF
0000 0000
37, 199
SSPCON1
WCOL
SSPOV
SSPEN
CKP
SSPM3
SSPM2
SSPM1
SSPM0
0000 0000
37, 191
SSPCON2
GCEN
ACKSTAT
ACKDT
ACKEN
RCEN
PEN
RSEN
SEN
0000 0000
37, 201
ADRESH
A/D Result Register High Byte
xxxx xxxx
38, 257
ADRESL
A/D Result Register Low Byte
xxxx xxxx
38, 257
ADCON0
CHS3
CHS2
CHS1
CHS0
GO/DONE
ADON
--00 0000
38, 249
ADCON1
VCFG1
VCFG0
PCFG3
PCFG2
PCFG1
PCFG0
--00 0000
38, 257
ADCON2
ADFM
ACQT2
ACQT1
ACQT0
ADCS2
ADCS1
ADCS0
0-00 0000
38, 251
CCPR1H
Enhanced Capture/Compare/PWM Register 1 High Byte
xxxx xxxx
38, 173
CCPR1L
Enhanced Capture/Compare/PWM Register 1 Low Byte
xxxx xxxx
38, 172
CCP1CON
P1M1
P1M0
DC1B1
DC1B0
CCP1M3
CCP1M2
CCP1M1
CCP1M0
0000 0000
38, 172
CCPR2H
Capture/Compare/PWM Register 2 High Byte
xxxx xxxx
38, 172
CCPR2L
Capture/Compare/PWM Register 2 Low Byte
xxxx xxxx
38, 172
CCP2CON
DC2B1
DC2B0
CCP2M3
CCP2M2
CCP2M1
CCP2M0
--00 0000
38, 172
ECCP1AS
ECCPASE
ECCPAS2
ECCPAS1
ECCPAS0
PSSAC1
PSSAC0
PSSBD1
PSSBD0
0000 0000
38, 172
CVRCON
CVREN
CVROE
CVRR
CVRSS
CVR3
CVR2
CVR1
CVR0
0000 0000
38, 265
CMCON
C2OUT
C1OUT
C2INV
C1INV
CIS
CM2
CM1
CM0
0000 0000
38, 259
TMR3H
Timer3 Register High Byte
xxxx xxxx
38, 164
TMR3L
Timer3 Register Low Byte
xxxx xxxx
38, 164
T3CON
RD16
T3CCP2
T3CKPS1
T3CKPS0
T3CCP1
T3SYNC
TMR3CS
TMR3ON
0000 0000
38, 164
PSPCON
IBF
OBF
IBOV
PSPMODE
0000 ----
38, 153
TABLE 4-3:
REGISTER FILE SUMMARY (CONTINUED)
File Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Value on
POR, BOR
Details
on page:
Legend:
x
= unknown, u = unchanged, – = unimplemented, q = value depends on condition
Note
1:
RA6 and associated bits are configured as port pins in RCIO and ECIO Oscillator mode only and read ‘0’ in all other oscillator
modes.
2:
Bit 21 of the TBLPTRU allows access to the device configuration bits.
3:
These registers are unused on PIC18F6X80 devices; always maintain these clear.
4:
These bits have multiple functions depending on the CAN module mode selection.
5:
Meaning of this register depends on whether this buffer is configured as transmit or receive.
6:
RG5 is available as an input when MCLR is disabled.
7:
This register reads all ‘0’s until the ECAN module is set up in Mode 1 or Mode 2.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com