поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

M68ICS08GR датащи(PDF) 146 Page - Freescale Semiconductor, Inc

номер детали M68ICS08GR
подробное описание детали  M68HC08 Microcontrollers
PDF  408 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

M68ICS08GR датащи(HTML) 146 Page - Freescale Semiconductor, Inc

Back Button M68ICS08GR Datasheet HTML 142Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 143Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 144Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 145Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 146Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 147Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 148Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 149Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 150Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 146 / 408 page
background image
Central Processing Unit (CPU)
Technical Data
MC68HC908GR8 — Rev 4.0
146
Central Processing Unit (CPU)
MOTOROLA
10.6.1 WAIT mode
The WAIT instruction:
clears the interrupt mask (I bit) in the condition code register,
enabling interrupts. After exit from WAIT mode by interrupt, the I
bit remains clear. After exit by reset, the I bit is set.
Disables the CPU clock
10.6.2 STOP mode
The STOP instruction:
clears the interrupt mask (I bit) in the condition code register,
enabling external interrupts. After exit from STOP mode by
external interrupt, the I bit remains clear. After exit by reset, the I
bit is set.
Disables the CPU clock
After exiting STOP mode, the CPU clock begins running after the
oscillator stabilization delay.
10.7 CPU during break interrupts
If the break module is enabled, a break interrupt causes the CPU to
execute the software interrupt instruction (SWI) at the completion of the
current CPU instruction. See Break Module (BRK). The program counter
vectors to $FFFC–$FFFD ($FEFC–$FEFD in monitor mode).
A return-from-interrupt instruction (RTI) in the break routine ends the
break interrupt and returns the MCU to normal operation if the break
interrupt has been deasserted.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com