 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
WM8985GEFL/R датащи(PDF) 83 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8985GEFL/R датащи(HTML) 83 Page - Wolfson Microelectronics plc |
|
|
83 / 121 page  Production Data WM8985 w PD, Rev 4.6, July 2009 83 MCLK (MHz) (f1) DESIRED OUTPUT (SYSCLK) (MHz) f2 (MHz) R N K N REGISTER R36[3:0] K REGISTERS R37 R38 R39 12 11.29 90.3168 1 2 7.5264 7h 86C226h XX7h 021h 161h 026h 12 12.288 98.304 1 2 8.192 8h 3126E8h XX8h 00Ch 093h 0E8h 13 11.29 90.3168 1 2 6.947446 6h F28BD4h XX6h 03Ch 145h 1D4h 13 12.288 98.304 1 2 7.561846 7h 8FD525h XX7h 023h 1Eah 125h 14.4 11.29 90.3168 1 2 6.272 6h 45A1Cah XX6h 011h 0D0h 1Cah 14.4 12.288 98.304 1 2 6.826667 6h D3A06Eh XX6h 034h 1D0h 06Eh 19.2 11.29 90.3168 2 2 9.408 9h 6872Afh XX9h 01Ah 039h 0Afh 19.2 12.288 98.304 2 2 10.24 Ah 3D70A3h XXAh 00Fh 0B8h 0A3h 19.68 11.29 90.3168 2 2 9.178537 9h 2DB492h XX9h 00Bh 0Dah 092h 19.68 12.288 98.304 2 2 9.990243 9h FD809Fh XX9h 03Fh 0C0h 09Fh 19.8 11.29 90.3168 2 2 9.122909 9h 1F76F7h XX9h 007h 1BBh 0F7h 19.8 12.288 98.304 2 2 9.929697 9h EE009Eh XX9h 03Bh 100h 09Eh 24 11.29 90.3168 2 2 7.5264 7h 86C226h XX7h 021h 161h 026h 24 12.288 98.304 2 2 8.192 8h 3126E8h XX8h 00Ch 093h 0E8h 26 11.29 90.3168 2 2 6.947446 6h F28BD4h XX6h 03Ch 145h 1D4h 26 12.288 98.304 2 2 7.561846 7h 8FD525h XX7h 023h 1Eah 125h 27 11.29 90.3168 2 2 6.690133 6h B0AC93h XX6h 02Ch 056h 093h 27 12.288 98.304 2 2 7.281778 7h 482296h XX7h 012h 011h 096h Table 48 PLL Frequency Examples LOOPBACK Setting the LOOPBACK register bit enables digital loopback. When this bit is set the output data from the ADC audio interface is fed directly into the DAC data input. COMPANDING The WM8985 supports A-law and μ-law companding on both transmit (ADC) and receive (DAC) sides. Companding can be enabled on the DAC or ADC audio interfaces by writing the appropriate value to the DAC_COMP or ADC_COMP register bits respectively. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R5 (05h) Companding Control 2:1 ADC_COMP 0 ADC companding 00 = off 01 = reserved 10 = μ-law 11 = A-law 4:3 DAC_COMP 0 DAC companding 00 = off 01 = reserved 10 = μ-law 11 = A-law 5 WL8 0 0 = off 1 = device operates in 8-bit mode. Table 49 Companding Control |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
