поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

WM8985GEFL/R датащи(PDF) 82 Page - Wolfson Microelectronics plc

номер детали WM8985GEFL/R
подробное описание детали  Multimedia CODEC with Class D Headphone and Line Out
PDF  121 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  WOLFSON [Wolfson Microelectronics plc]
домашняя страница  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8985GEFL/R датащи(HTML) 82 Page - Wolfson Microelectronics plc

Back Button WM8985GEFL/R Datasheet HTML 78Page - Wolfson Microelectronics plc WM8985GEFL/R Datasheet HTML 79Page - Wolfson Microelectronics plc WM8985GEFL/R Datasheet HTML 80Page - Wolfson Microelectronics plc WM8985GEFL/R Datasheet HTML 81Page - Wolfson Microelectronics plc WM8985GEFL/R Datasheet HTML 82Page - Wolfson Microelectronics plc WM8985GEFL/R Datasheet HTML 83Page - Wolfson Microelectronics plc WM8985GEFL/R Datasheet HTML 84Page - Wolfson Microelectronics plc WM8985GEFL/R Datasheet HTML 85Page - Wolfson Microelectronics plc WM8985GEFL/R Datasheet HTML 86Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 82 / 121 page
background image
WM8985
Production Data
w
PD, Rev 4.6, July 2009
82
Figure 38 PLL and Clock Select Circuit
The PLL frequency ratio R = f2/f1 (see Figure 38) can be set using the register bits PLLK and PLLN:
PLLN = int R
PLLK = int (224 (R-PLLN))
EXAMPLE:
MCLK=12MHz, required clock = 12.288MHz.
R should be chosen to ensure 5 < PLLN < 13. There is a fixed divide by 4 in the PLL and a
selectable divide by N after the PLL which should be set to divide by 2 to meet this requirement.
Enabling the divide by 2 sets the required f2 = 4 x 2 x 12.288MHz = 98.304MHz.
R = 98.304 / 12 = 8.192
PLLN = int R = 8
k = int ( 224 x (8.192 – 8)) = 3221225 = 3126E9h
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R36 (24h)
PLL N value
4
PLLPRESCALE
0
0 = MCLK input not divided (default)
1 = Divide MCLK by 2 before input
to PLL
3:0
PLLN
1000
Integer (N) part of PLL input/output
frequency ratio. Use values greater
than 5 and less than 13.
R37 (25h)
PLL K value
1
5:0
PLLK [23:18]
0Ch
Fractional (K) part of PLL1
input/output frequency ratio (treat as
one 24-digit binary number).
R38 (26h)
PLL K Value
2
8:0
PLLK [17:9]
093h
R39 (27h)
PLL K Value
3
8:0
PLLK [8:0]
0E9h
Table 47 PLL Frequency Ratio Control
The PLL performs best when f2 is around 90MHz. Its stability peaks at N=8. Some example settings
are shown in 48.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com