поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

WM8985GEFL/R датащи(PDF) 80 Page - Wolfson Microelectronics plc

номер детали WM8985GEFL/R
подробное описание детали  Multimedia CODEC with Class D Headphone and Line Out
PDF  121 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  WOLFSON [Wolfson Microelectronics plc]
домашняя страница  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8985GEFL/R датащи(HTML) 80 Page - Wolfson Microelectronics plc

Back Button WM8985GEFL/R Datasheet HTML 76Page - Wolfson Microelectronics plc WM8985GEFL/R Datasheet HTML 77Page - Wolfson Microelectronics plc WM8985GEFL/R Datasheet HTML 78Page - Wolfson Microelectronics plc WM8985GEFL/R Datasheet HTML 79Page - Wolfson Microelectronics plc WM8985GEFL/R Datasheet HTML 80Page - Wolfson Microelectronics plc WM8985GEFL/R Datasheet HTML 81Page - Wolfson Microelectronics plc WM8985GEFL/R Datasheet HTML 82Page - Wolfson Microelectronics plc WM8985GEFL/R Datasheet HTML 83Page - Wolfson Microelectronics plc WM8985GEFL/R Datasheet HTML 84Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 80 / 121 page
background image
WM8985
Production Data
w
PD, Rev 4.6, July 2009
80
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R6 (06h)
Clock
Generation
Control
0
MS
0
Sets the chip to be master over LRC
and BCLK
0 = BCLK and LRC clock are inputs
1 = BCLK and LRC clock are outputs
generated by the WM8985 (MASTER)
4:2
BCLKDIV
000
Configures the BCLK output frequency,
for use when the chip is master over
BCLK.
000 = divide by 1 (BCLK=SYSCLK)
001 = divide by 2 (BCLK=SYSCLK/2)
010 = divide by 4 (BCLK=SYSCLK/4)
011 = divide by 8 (BCLK=SYSCLK/8)
100 = divide by 16 (BCLK=SYSCLK/16)
101 = divide by 32 (BCLK=SYSCLK/32)
110 = reserved
111 = reserved
7:5
MCLKDIV
010
Sets the scaling for SYSCLK clock
output (under control of CLKSEL)
000 = divide by 1 (LRC=SYSCLK/128)
001 = divide by 1.5 (LRC=SYSCLK/192)
010 = divide by 2 (LRC=SYSCLK/256)
011 = divide by 3 (LRC=SYSCLK/384)
100 = divide by 4 (LRC=SYSCLK/512)
101 = divide by 6 (LRC=SYSCLK/768)
110 = divide by 8 (LRC=SYSCLK/1024)
111 = divide by 12 (LRC=SYSCLK/1536)
8
CLKSEL
1
Controls the source of the clock for all
internal operation:
0 = MCLK
1 = PLL output
Table 44 Clock Control
The CLKSEL bit selects the internal source of the Master clock from the PLL (CLKSEL=1) or from
MCLK (CLKSEL=0). When the internal clock is switched from one source to another using the
CLKSEL bit, the clock originally selected must generate at least one falling edge after CLKSEL has
changed for the switching of clocks to be successful.
EXAMPLE:
If the PLL is the current source of the internal clock (CLKSEL=1) and it is required to switch to the
MCLK, change CLKSEL to select MCLK (CLKSEL=0) and then disable PLL (PLLEN=0).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com