WM8945ECSSLASHR datasheet(91/169 Pages) WOLFSON

91 / 169 page

Production Data

WM8945

PD, May 2011, Rev 4.1

CONTROL INTERFACE MODE

GPIO PIN AVAILABILITY

2-wire (I2C)

GPIO1

GPIO2

GPIO3

GPIO4

3-wire (SPI)

GPIO1

GPIO3

GPIO4

4-wire (SPI)

GPIO1

GPIO3

Table 61 GPIO Pin Availability

Note that CIFMODE/GPIO3 pin selects between I2C and SPI Control Interface modes (see “Control

Interface”). To enable GPIO functions on GPIO3, the MODE_GPIO register bit must be set in order to

disconnect this pin from the Control Interface circuit. Setting the MODE_GPIO register bit causes the

Control Interface mode selection to be latched; it will remain latched until a Software Reset or Power

On Reset occurs.

The register fields that control the GPIO pins are described in Table 62.

For each GPIO, the selected function is determined by the GPn_FN field, where n identifies the GPIO

pin (1 to 4). The pin direction, set by GPn_DIR, must be set according to function selected by

GPn_SEL.

When a pin is configured as a GPIO output, its level can be set to logic 0 or logic 1 using the

GPn_LVL field. When a pin is configured as a GPIO input, the logic level can be read from the

respective GPn_LVL bit. The GPIO output is inverted with respect to the GPn_LVL register when the

polarity bit GPn_POL is set; the equivalent is true of GPIO inputs also.

Internal pull-up and pull-down resistors may be enabled using the GPn_PULL fields; this allows

greater flexibility to interface with different signals from other devices.

Each of the GPIO pins is an input to the Interrupt control circuit and can be used to trigger an Interrupt

event. This may be configured as level-triggered or edge-triggered using the GPn_FN registers. Edge

detect raises an interrupt when the GPIO status changes; level detect asserts the interrupt for as long

as the GPIO status is asserted. See “Interrupts”.

An edge-triggered GPIO can be configured to trigger on a single edge or on both edges of the input

signal; this is selected using the GPn_INT_MODE registers. A level-triggered or single-edge-triggered

input may be configured using the GPn_POL registers to respond to a high level/edge (when

GPn_POL = 0) or a low level/edge (when GPn_POL = 1).

The GPIO control fields are defined in Table 60.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R11 (0Bh)

GPIO Config

GPIO_MODE

CIFMODE/GPIO3 pin configuration

0 = Pin configured as CIFMODE

1 = Pin configured as GPIO3

Note – when this bit is set to 1, it is

latched and cannot be reset until

Power-Off or Software Reset.

R12 (0Ch)

GPIO1

Control

GP1_DIR

GPIO1 Pin Direction

0 = Output

1 = Input

14:13

GP1_PULL [1:0]

GPIO1 pull-up / pull-down Enable

00 = no pull-up or pull-down

01 = pull-down

10 = pull-up

11 = reserved

GP1_INT_

MODE

GPIO1 Interrupt Mode

0 = GPIO interrupt is rising edge

triggered (if GP1_POL=0) or falling

edge triggered (if GP1_POL =1)

1 = GPIO interrupt is triggered on

rising and falling edges

WM8945ECS/R датащи(PDF) 91 Page - Wolfson Microelectronics plc

WM8945ECS/R датащи(HTML) 91 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL