поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

WM8945ECS/R датащи(PDF) 74 Page - Wolfson Microelectronics plc

номер детали WM8945ECS/R
подробное описание детали  Mono Low-Power CODEC with Video Buffer and Touch Panel Controller
PDF  169 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  WOLFSON [Wolfson Microelectronics plc]
домашняя страница  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8945ECS/R датащи(HTML) 74 Page - Wolfson Microelectronics plc

Back Button WM8945ECS/R Datasheet HTML 70Page - Wolfson Microelectronics plc WM8945ECS/R Datasheet HTML 71Page - Wolfson Microelectronics plc WM8945ECS/R Datasheet HTML 72Page - Wolfson Microelectronics plc WM8945ECS/R Datasheet HTML 73Page - Wolfson Microelectronics plc WM8945ECS/R Datasheet HTML 74Page - Wolfson Microelectronics plc WM8945ECS/R Datasheet HTML 75Page - Wolfson Microelectronics plc WM8945ECS/R Datasheet HTML 76Page - Wolfson Microelectronics plc WM8945ECS/R Datasheet HTML 77Page - Wolfson Microelectronics plc WM8945ECS/R Datasheet HTML 78Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 74 / 169 page
background image
WM8945
Production Data
w
PD, May 2011, Rev 4.1
74
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R6 (06h)
Clock Gen
control
15
OSC_CLK_ENA
0
Oscillator Enable
0 = Disabled
1 = Enabled
This needs to be set when doing
AUXADC measurements, or when a
timeout clock is required for PGA
zero cross or GPIO input detection
14:13
MCLK_PULL
[1:0]
00
MCLK pull-up / pull-down Enable
00 = no pull-up or pull-down
01 = pull-down
10 = pull-up
11 = reserved
12
CLKOUT_SEL
0
CLKOUT Source Select
0 = SYSCLK
1 = FLL or MCLK (set by
SYSCLK_SRC register)
11:10
CLKOUT_DIV
[1:0]
00
CLKOUT Clock divider
00 = divide by 1
01 = divide by 2
10 = divide by 4
11 = divide by 8
9
SYSCLK_ENA
0
SYSCLK Enable
0 = Disabled
1 = Enabled
8
SYSCLK_SRC
0
SYSCLK Source Select
0 = MCLK
1 = FLL output
7:5
SYSCLK_DIV
[2:0]
000
SYSCLK Clock divider
(Sets the scaling for either the
MCLK or FLL clock output,
depending on SYSCLK_SRC)
000 = divide by 1
001 = divide by 1.5
010 = divide by 2
011 = divide by 3
100 = divide by 4
101 = divide by 6
110 = divide by 8
111 = divide by 12
4
TOCLK_ENA
0
TOCLK Enabled
(Enables timeout clock for GPIO
level detection, AMU, and PGA zero
cross timeout)
0 = Disabled
1 = Enabled
R7 (07h)
Additional
control
3:0
SR [3:0]
1101
Audio Sample Rate select
0011 = 8kHz
0100 = 11.025kHz
0101 = 12kHz
0111 = 16kHz
1000 = 22.05kHz
1001 = 24kHz
1011 = 32kHz
1100 = 44.1kHz
1101 = 48kHz
Table 49 Clocking and Sample Rate Control



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com