WM8945ECSSLASHR datasheet(75/169 Pages) WOLFSON

75 / 169 page

Production Data

WM8945

PD, May 2011, Rev 4.1

DIGITAL MIC CLOCKING

When any GPIO is configured as DMICCLK output, the WM8945 outputs a clock which supports

Digital Mic operation at the ADC sampling rate. Although the ADC is not used, the SYSCLK and

Sample Rate control fields must still be set as they would for ADC operation.

The clock frequencies for each of the sample rates is shown in Table 50

PCM SAMPLE RATE

DMICCLK

FS RATE

8kHz

1.024MHz

128fs

11.025kHz

1.411MHz

128fs

12kHz

1.536MHz

128fs

16kHz

2.048MHz

128fs

22.05kHz

2.8224MHz

128fs

24kHz

3.072MHz

128fs

32kHz

2.048MHz

64fs

44.1kHz

2.8224MHz

64fs

48kHz

3.072MHz

64fs

Table 50 Digital Microphone Clock Frequencies

FREQUENCY LOCKED LOOP (FLL)

The integrated FLL can be used to generate SYSCLK from a wide variety of different reference

sources and frequencies. The FLL uses MCLK as its reference, which may be a high frequency (e.g.

12.288MHz) or low frequency (e.g. 32,768kHz) reference. The FLL is tolerant of jitter and may be

used to generate a stable SYSCLK from a less stable input signal. The FLL characteristics are

summarised in “Electrical Characteristics”.

The FLL is enabled using the FLL_ENA register bit. At initial power on the VMID voltage must be

allowed to settle at its final vale before enabling the FLL. Note that, when changing FLL settings, it is

recommended that the digital circuit be disabled via FLL_ENA and then re-enabled after the other

recommended that the FLL be reset by setting FLL_ENA to 0.

The field FLL_CLK_REF_DIV provides the option to divide the input reference (MCLK) by 1, 2, 4 or 8.

This field should be set to bring the reference down to 13.5MHz or below. For best performance, it is

recommended that the highest possible frequency – within the 13.5MHz limit – should be selected.

The field FLL_CTRL_RATE controls internal functions within the FLL; it is recommended that only the

default setting be used for this parameter. FLL_GAIN controls the internal loop gain and should be set

to the recommended value.

The FLL output frequency is directly determined from FLL_FRATIO, FLL_OUTDIV and the real

number represented by FLL_N and FLL_K. The field FLL_N is an integer (LSB = 1); FLL_K is the

fractional portion of the number (MSB = 0.5). The fractional portion is only valid when enabled by the

field FLL_FRAC.

Power consumption in the FLL is reduced in integer mode; however, the performance may also be

reduced, with increased noise or jitter on the output.

If low power consumption is required, then FLL settings must be chosen where N.K is an integer (i.e.

FLL_K = 0). In this case, the fractional mode can be disabled by setting FLL_FRAC = 0.

For best FLL performance, a non-integer value of N.K is required. In this case, the fractional mode

must be enabled by setting FLL_FRAC = 1. The FLL settings must be adjusted, if necessary, to

produce a non-integer value of N.K.

The FLL output frequency is generated according to the following equation:

FOUT = (FVCO / FLL_OUTDIV)

WM8945ECS/R датащи(PDF) 75 Page - Wolfson Microelectronics plc

WM8945ECS/R датащи(HTML) 75 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL