LPC810M021FN8 datasheet(91/313 Pages) NXP

91 / 313 page

UM10601

All information provided in this document is subject to legal disclaimers.

Preliminary user manual

Rev. 1.0 — 7 November 2012

91 of 313

NXP Semiconductors

UM10601

Chapter 8: LPC800 Pin interrupts/pattern match engine

Remark:

Set up the pattern-match configuration in the PMSRC and PMCFG registers

before writing to this register to enable (or re-enable) the pattern-match functionality. This

eliminates the possibility of spurious interrupts as the feature is being enabled.

8.6.12 Pattern Match Interrupt Bit-Slice Source register

The bit-slice source register specifies the input source for each of the eight pattern match

bit slices.

Each of the possible eight inputs is selected in the pin interrupt select registers in the

SYSCON block. See Section 4.6.27. Input 0 corresponds to the pin selected in the

PINTSEL0 register, input 1 corresponds to the pin selected in the PINTSEL1 register, and

so forth.

Remark:

Writing any value to either the PMCFG register or the PMSRC register, or

disabling the pattern-match feature (by clearing both the SEL_PMATCH and ENA_RXEV

bits in the PMCTRL register to zeros) will erase all edge-detect history.

Table 90.

Pattern match interrupt control register (PMCTRL, address 0x4004 C028)

bit description

Bit

Symbol

Value

Description

Reset

value

SEL_PMATCH

Specifies whether the 8 pin interrupts are controlled by

the pin interrupt function or by the pattern match

function.

Pin interrupt. Interrupts are driven in response to the

standard pin interrupt function

Pattern match. Interrupts are driven in response to

pattern matches.

ENA_RXEV

Enables the RXEV output to the ARM cpu and/or to a

GPIO output when the specified boolean expression

evaluates to true.

Disabled. RXEV output to the cpu is disabled.

Enabled. RXEV output to the cpu is enabled.

23:2

Reserved. Do not write 1s to unused bits.

31:24 PMAT

This field displays the current state of pattern matches.

A 1 in any bit of this field indicates that the

corresponding product term is matched by the current

state of the appropriate inputs.

0x0

Table 91.

Pattern match bit-slice source register (PMSRC, address 0x4004 C02C)

bit description

Bit

Symbol

Value

Description

Reset value

7:0

Reserved

Software should not write 1s to unused bits.

0x0

LPC810M021FN8 датащи(PDF) 91 Page - NXP Semiconductors

LPC810M021FN8 датащи(HTML) 91 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL