LPC810M021FN8 datasheet(45/313 Pages) NXP

45 / 313 page

UM10601

All information provided in this document is subject to legal disclaimers.

Preliminary user manual

Rev. 1.0 — 7 November 2012

45 of 313

NXP Semiconductors

UM10601

Chapter 5: LPC800 Reduced power modes and Power Management

5.6.3 Deep power-down control register

The Deep power-down control register controls the low-power oscillator that can be used

by the self wake-up timer to wake up from Deep power-down mode. In addition, this

The bits in the register not used for deep power-down control (bits 31:4) can be used for

storing additional data which are retained in Deep power-down mode in the same way as

registers GPREG0 to GPREG3.

Remark:

If there is a possibility that the external voltage applied on pin VDD drops below

2.2 V during Deep power-down, the hysteresis of the WAKEUP input pin has to be

disabled in this register before entering Deep power-down mode in order for the chip to

wake up.

Remark:

Enabling the low-power oscillator in Deep power-down mode increases the

power consumption. Only enable this oscillator if you need the self wake-up timer to wake

up the part from Deep power-down mode. You may need the self wake-up timer to wake

up from Deep power-down mode if the wake-up pin is used for other purposes and the

wake-up function is not available.

Table 45.

Deep power down control register (DPDCTRL, address 0x4002 0014) bit description

Bit

Symbol

Value

Description

Reset

value

WAKEUPHYS

WAKEUP pin hysteresis enable

Disabled. Hysteresis for WAKEUP pin disabled.

Enabled. Hysteresis for WAKEUP pin enabled.

WAKEPAD_

DISABLE

WAKEUP pin disable. Setting this bit disables the wake-up pin, so it can be

used for other purposes.

Remark:

Never set this bit if you intend to use a pin to wake up the part from

Deep power-down mode. You can only disable the wake-up pin if the self

wake-up timer is enabled and configured.

Remark:

Setting this bit is not necessary if Deep power-down mode is not used.

Enabled. The wake-up function is enabled on pin PIO0_4.

Disabled. Setting this bit disables the wake-up function on pin PIO0_4.

LPOSCEN

Enable the low-power oscillator for use with the 10 kHz self wake-up timer

clock. You must set this bit if the CLKSEL bit in the self wake-up timer CTRL bit

is set.

Do not enable the low-power oscillator if the self wake-up timer is clocked by the

divided IRC.

Disabled.

Enabled.

LPC810M021FN8 датащи(PDF) 45 Page - NXP Semiconductors

LPC810M021FN8 датащи(HTML) 45 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL